913 lines
28 KiB
Text
913 lines
28 KiB
Text
|
|
||
|
|
================ Begin RubySystem Configuration Print ================
|
||
|
|
|
||
|
|
RubySystem config:
|
||
|
|
random_seed: 1234
|
||
|
|
randomization: 0
|
||
|
|
cycle_period: 1
|
||
|
|
block_size_bytes: 64
|
||
|
|
block_size_bits: 6
|
||
|
|
memory_size_bytes: 134217728
|
||
|
|
memory_size_bits: 27
|
||
|
|
|
||
|
|
Network Configuration
|
||
|
|
---------------------
|
||
|
|
network: SIMPLE_NETWORK
|
||
|
|
topology:
|
||
|
|
|
||
|
|
virtual_net_0: active, ordered
|
||
|
|
virtual_net_1: active, unordered
|
||
|
|
virtual_net_2: active, ordered
|
||
|
|
virtual_net_3: active, unordered
|
||
|
|
virtual_net_4: active, unordered
|
||
|
|
virtual_net_5: active, ordered
|
||
|
|
virtual_net_6: inactive
|
||
|
|
virtual_net_7: inactive
|
||
|
|
virtual_net_8: inactive
|
||
|
|
virtual_net_9: inactive
|
||
|
|
|
||
|
|
|
||
|
|
Profiler Configuration
|
||
|
|
----------------------
|
||
|
|
periodic_stats_period: 1000000
|
||
|
|
|
||
|
|
================ End RubySystem Configuration Print ================
|
||
|
|
|
||
|
|
|
||
|
|
Real time: Jan/28/2010 15:55:46
|
||
|
|
|
||
|
|
Profiler Stats
|
||
|
|
--------------
|
||
|
|
Elapsed_time_in_seconds: 0
|
||
|
|
Elapsed_time_in_minutes: 0
|
||
|
|
Elapsed_time_in_hours: 0
|
||
|
|
Elapsed_time_in_days: 0
|
||
|
|
|
||
|
|
Virtual_time_in_seconds: 0.35
|
||
|
|
Virtual_time_in_minutes: 0.00583333
|
||
|
|
Virtual_time_in_hours: 9.72222e-05
|
||
|
|
Virtual_time_in_days: 4.05093e-06
|
||
|
|
|
||
|
|
Ruby_current_time: 90308
|
||
|
|
Ruby_start_time: 0
|
||
|
|
Ruby_cycles: 90308
|
||
|
|
|
||
|
|
mbytes_resident: 33.1172
|
||
|
|
mbytes_total: 33.125
|
||
|
|
resident_ratio: 1
|
||
|
|
|
||
|
|
Total_misses: 0
|
||
|
|
total_misses: 0 [ 0 ]
|
||
|
|
user_misses: 0 [ 0 ]
|
||
|
|
supervisor_misses: 0 [ 0 ]
|
||
|
|
|
||
|
|
ruby_cycles_executed: 90309 [ 90309 ]
|
||
|
|
|
||
|
|
transactions_started: 0 [ 0 ]
|
||
|
|
transactions_ended: 0 [ 0 ]
|
||
|
|
cycles_per_transaction: 0 [ 0 ]
|
||
|
|
misses_per_transaction: 0 [ 0 ]
|
||
|
|
|
||
|
|
|
||
|
|
Busy Controller Counts:
|
||
|
|
L1Cache-0:0
|
||
|
|
L2Cache-0:0
|
||
|
|
Directory-0:0
|
||
|
|
|
||
|
|
|
||
|
|
Busy Bank Count:0
|
||
|
|
|
||
|
|
sequencer_requests_outstanding: [binsize: 1 max: 1 count: 3295 average: 1 | standard deviation: 0 | 0 3295 ]
|
||
|
|
|
||
|
|
All Non-Zero Cycle Demand Cache Accesses
|
||
|
|
----------------------------------------
|
||
|
|
miss_latency: [binsize: 2 max: 283 count: 3294 average: 26.4159 | standard deviation: 58.1846 | 0 2776 0 0 0 0 0 0 0 0 0 0 0 76 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 89 61 81 78 45 5 4 1 0 2 20 13 13 11 10 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 0 1 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
|
||
|
|
miss_latency_1: [binsize: 2 max: 283 count: 2585 average: 19.2785 | standard deviation: 49.8133 | 0 2315 0 0 0 0 0 0 0 0 0 0 0 26 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 44 44 38 49 22 3 4 0 0 0 9 11 3 8 6 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
|
||
|
|
miss_latency_2: [binsize: 2 max: 273 count: 415 average: 66.3494 | standard deviation: 81.4668 | 0 233 0 0 0 0 0 0 0 0 0 0 0 33 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 31 15 34 18 20 1 0 1 0 2 6 2 10 2 2 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
|
||
|
|
miss_latency_3: [binsize: 2 max: 259 count: 294 average: 32.8027 | standard deviation: 63.5503 | 0 228 0 0 0 0 0 0 0 0 0 0 0 17 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14 2 9 11 3 1 0 0 0 0 5 0 0 1 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
|
||
|
|
|
||
|
|
All Non-Zero Cycle SW Prefetch Requests
|
||
|
|
------------------------------------
|
||
|
|
prefetch_latency: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
|
||
|
|
prefetch_latency_L2Miss:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
|
||
|
|
Request vs. RubySystem State Profile
|
||
|
|
--------------------------------
|
||
|
|
|
||
|
|
|
||
|
|
filter_action: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
|
||
|
|
|
||
|
|
Message Delayed Cycles
|
||
|
|
----------------------
|
||
|
|
Total_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
|
||
|
|
Total_nonPF_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
|
||
|
|
virtual_network_0_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
|
||
|
|
virtual_network_1_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
|
||
|
|
virtual_network_2_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
|
||
|
|
virtual_network_3_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
|
||
|
|
virtual_network_4_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
|
||
|
|
virtual_network_5_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
|
||
|
|
virtual_network_6_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
|
||
|
|
virtual_network_7_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
|
||
|
|
virtual_network_8_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
|
||
|
|
virtual_network_9_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
|
||
|
|
|
||
|
|
Resource Usage
|
||
|
|
--------------
|
||
|
|
page_size: 4096
|
||
|
|
user_time: 0
|
||
|
|
system_time: 0
|
||
|
|
page_reclaims: 7136
|
||
|
|
page_faults: 2141
|
||
|
|
swaps: 0
|
||
|
|
block_inputs: 0
|
||
|
|
block_outputs: 0
|
||
|
|
|
||
|
|
Network Stats
|
||
|
|
-------------
|
||
|
|
|
||
|
|
switch_0_inlinks: 2
|
||
|
|
switch_0_outlinks: 2
|
||
|
|
links_utilized_percent_switch_0: 0.160659
|
||
|
|
links_utilized_percent_switch_0_link_0: 0.0646399 bw: 640000 base_latency: 1
|
||
|
|
links_utilized_percent_switch_0_link_1: 0.256677 bw: 160000 base_latency: 1
|
||
|
|
|
||
|
|
outgoing_messages_switch_0_link_0_Response_Data: 442 31824 [ 0 442 0 0 0 0 0 0 0 0 ] base_latency: 1
|
||
|
|
outgoing_messages_switch_0_link_0_ResponseL2hit_Data: 76 5472 [ 0 76 0 0 0 0 0 0 0 0 ] base_latency: 1
|
||
|
|
outgoing_messages_switch_0_link_0_Response_Control: 8 64 [ 0 8 0 0 0 0 0 0 0 0 ] base_latency: 1
|
||
|
|
outgoing_messages_switch_0_link_1_Request_Control: 518 4144 [ 0 0 0 0 518 0 0 0 0 0 ] base_latency: 1
|
||
|
|
outgoing_messages_switch_0_link_1_Writeback_Data: 452 32544 [ 0 452 0 0 0 0 0 0 0 0 ] base_latency: 1
|
||
|
|
outgoing_messages_switch_0_link_1_Writeback_Control: 50 400 [ 0 50 0 0 0 0 0 0 0 0 ] base_latency: 1
|
||
|
|
|
||
|
|
switch_1_inlinks: 2
|
||
|
|
switch_1_outlinks: 2
|
||
|
|
links_utilized_percent_switch_1: 0.0939286
|
||
|
|
links_utilized_percent_switch_1_link_0: 0.0641693 bw: 640000 base_latency: 1
|
||
|
|
links_utilized_percent_switch_1_link_1: 0.123688 bw: 160000 base_latency: 1
|
||
|
|
|
||
|
|
outgoing_messages_switch_1_link_0_Request_Control: 518 4144 [ 0 0 0 0 518 0 0 0 0 0 ] base_latency: 1
|
||
|
|
outgoing_messages_switch_1_link_0_Writeback_Data: 452 32544 [ 0 452 0 0 0 0 0 0 0 0 ] base_latency: 1
|
||
|
|
outgoing_messages_switch_1_link_0_Writeback_Control: 50 400 [ 0 50 0 0 0 0 0 0 0 0 ] base_latency: 1
|
||
|
|
outgoing_messages_switch_1_link_1_Request_Control: 447 3576 [ 0 0 0 447 0 0 0 0 0 0 ] base_latency: 1
|
||
|
|
outgoing_messages_switch_1_link_1_ResponseL2hit_Data: 76 5472 [ 0 76 0 0 0 0 0 0 0 0 ] base_latency: 1
|
||
|
|
outgoing_messages_switch_1_link_1_Response_Control: 8 64 [ 0 8 0 0 0 0 0 0 0 0 ] base_latency: 1
|
||
|
|
outgoing_messages_switch_1_link_1_Writeback_Data: 81 5832 [ 0 81 0 0 0 0 0 0 0 0 ] base_latency: 1
|
||
|
|
outgoing_messages_switch_1_link_1_Writeback_Control: 366 2928 [ 0 366 0 0 0 0 0 0 0 0 ] base_latency: 1
|
||
|
|
|
||
|
|
switch_2_inlinks: 2
|
||
|
|
switch_2_outlinks: 2
|
||
|
|
links_utilized_percent_switch_2: 0.120795
|
||
|
|
links_utilized_percent_switch_2_link_0: 0.0213436 bw: 640000 base_latency: 1
|
||
|
|
links_utilized_percent_switch_2_link_1: 0.220246 bw: 160000 base_latency: 1
|
||
|
|
|
||
|
|
outgoing_messages_switch_2_link_0_Request_Control: 447 3576 [ 0 0 0 447 0 0 0 0 0 0 ] base_latency: 1
|
||
|
|
outgoing_messages_switch_2_link_0_Writeback_Data: 81 5832 [ 0 81 0 0 0 0 0 0 0 0 ] base_latency: 1
|
||
|
|
outgoing_messages_switch_2_link_0_Writeback_Control: 366 2928 [ 0 366 0 0 0 0 0 0 0 0 ] base_latency: 1
|
||
|
|
outgoing_messages_switch_2_link_1_Response_Data: 442 31824 [ 0 442 0 0 0 0 0 0 0 0 ] base_latency: 1
|
||
|
|
|
||
|
|
switch_3_inlinks: 3
|
||
|
|
switch_3_outlinks: 3
|
||
|
|
links_utilized_percent_switch_3: 0.200204
|
||
|
|
links_utilized_percent_switch_3_link_0: 0.25856 bw: 160000 base_latency: 1
|
||
|
|
links_utilized_percent_switch_3_link_1: 0.256677 bw: 160000 base_latency: 1
|
||
|
|
links_utilized_percent_switch_3_link_2: 0.0853745 bw: 160000 base_latency: 1
|
||
|
|
|
||
|
|
outgoing_messages_switch_3_link_0_Response_Data: 442 31824 [ 0 442 0 0 0 0 0 0 0 0 ] base_latency: 1
|
||
|
|
outgoing_messages_switch_3_link_0_ResponseL2hit_Data: 76 5472 [ 0 76 0 0 0 0 0 0 0 0 ] base_latency: 1
|
||
|
|
outgoing_messages_switch_3_link_0_Response_Control: 8 64 [ 0 8 0 0 0 0 0 0 0 0 ] base_latency: 1
|
||
|
|
outgoing_messages_switch_3_link_1_Request_Control: 518 4144 [ 0 0 0 0 518 0 0 0 0 0 ] base_latency: 1
|
||
|
|
outgoing_messages_switch_3_link_1_Writeback_Data: 452 32544 [ 0 452 0 0 0 0 0 0 0 0 ] base_latency: 1
|
||
|
|
outgoing_messages_switch_3_link_1_Writeback_Control: 50 400 [ 0 50 0 0 0 0 0 0 0 0 ] base_latency: 1
|
||
|
|
outgoing_messages_switch_3_link_2_Request_Control: 447 3576 [ 0 0 0 447 0 0 0 0 0 0 ] base_latency: 1
|
||
|
|
outgoing_messages_switch_3_link_2_Writeback_Data: 81 5832 [ 0 81 0 0 0 0 0 0 0 0 ] base_latency: 1
|
||
|
|
outgoing_messages_switch_3_link_2_Writeback_Control: 366 2928 [ 0 366 0 0 0 0 0 0 0 0 ] base_latency: 1
|
||
|
|
|
||
|
|
Cache Stats: system.ruby.network.topology.ext_links0.ext_node.sequencer.icache
|
||
|
|
system.ruby.network.topology.ext_links0.ext_node.sequencer.icache_total_misses: 0
|
||
|
|
system.ruby.network.topology.ext_links0.ext_node.sequencer.icache_total_demand_misses: 0
|
||
|
|
system.ruby.network.topology.ext_links0.ext_node.sequencer.icache_total_prefetches: 0
|
||
|
|
system.ruby.network.topology.ext_links0.ext_node.sequencer.icache_total_sw_prefetches: 0
|
||
|
|
system.ruby.network.topology.ext_links0.ext_node.sequencer.icache_total_hw_prefetches: 0
|
||
|
|
system.ruby.network.topology.ext_links0.ext_node.sequencer.icache_misses_per_transaction: nan
|
||
|
|
|
||
|
|
system.ruby.network.topology.ext_links0.ext_node.sequencer.icache_request_size: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
|
||
|
|
|
||
|
|
Cache Stats: system.ruby.network.topology.ext_links0.ext_node.sequencer.dcache
|
||
|
|
system.ruby.network.topology.ext_links0.ext_node.sequencer.dcache_total_misses: 0
|
||
|
|
system.ruby.network.topology.ext_links0.ext_node.sequencer.dcache_total_demand_misses: 0
|
||
|
|
system.ruby.network.topology.ext_links0.ext_node.sequencer.dcache_total_prefetches: 0
|
||
|
|
system.ruby.network.topology.ext_links0.ext_node.sequencer.dcache_total_sw_prefetches: 0
|
||
|
|
system.ruby.network.topology.ext_links0.ext_node.sequencer.dcache_total_hw_prefetches: 0
|
||
|
|
system.ruby.network.topology.ext_links0.ext_node.sequencer.dcache_misses_per_transaction: nan
|
||
|
|
|
||
|
|
system.ruby.network.topology.ext_links0.ext_node.sequencer.dcache_request_size: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
|
||
|
|
|
||
|
|
--- L1Cache 0 ---
|
||
|
|
- Event Counts -
|
||
|
|
Load 415
|
||
|
|
Ifetch 2585
|
||
|
|
Store 294
|
||
|
|
L1_Replacement 502
|
||
|
|
Data_Shared 59
|
||
|
|
Data_Owner 0
|
||
|
|
Data_All_Tokens 459
|
||
|
|
Ack 8
|
||
|
|
Ack_All_Tokens 0
|
||
|
|
Transient_GETX 0
|
||
|
|
Transient_Local_GETX 0
|
||
|
|
Transient_GETS 0
|
||
|
|
Transient_Local_GETS 0
|
||
|
|
Transient_GETS_Last_Token 0
|
||
|
|
Transient_Local_GETS_Last_Token 0
|
||
|
|
Persistent_GETX 0
|
||
|
|
Persistent_GETS 0
|
||
|
|
Own_Lock_or_Unlock 0
|
||
|
|
Request_Timeout 0
|
||
|
|
Use_TimeoutStarverX 0
|
||
|
|
Use_TimeoutStarverS 0
|
||
|
|
Use_TimeoutNoStarvers 458
|
||
|
|
|
||
|
|
- Transitions -
|
||
|
|
NP Load 182
|
||
|
|
NP Ifetch 270
|
||
|
|
NP Store 58
|
||
|
|
NP Data_Shared 0 <--
|
||
|
|
NP Data_Owner 0 <--
|
||
|
|
NP Data_All_Tokens 0 <--
|
||
|
|
NP Ack 0 <--
|
||
|
|
NP Transient_GETX 0 <--
|
||
|
|
NP Transient_Local_GETX 0 <--
|
||
|
|
NP Transient_GETS 0 <--
|
||
|
|
NP Transient_Local_GETS 0 <--
|
||
|
|
NP Persistent_GETX 0 <--
|
||
|
|
NP Persistent_GETS 0 <--
|
||
|
|
NP Own_Lock_or_Unlock 0 <--
|
||
|
|
|
||
|
|
I Load 0 <--
|
||
|
|
I Ifetch 0 <--
|
||
|
|
I Store 0 <--
|
||
|
|
I L1_Replacement 0 <--
|
||
|
|
I Data_Shared 0 <--
|
||
|
|
I Data_Owner 0 <--
|
||
|
|
I Data_All_Tokens 0 <--
|
||
|
|
I Ack 0 <--
|
||
|
|
I Transient_GETX 0 <--
|
||
|
|
I Transient_Local_GETX 0 <--
|
||
|
|
I Transient_GETS 0 <--
|
||
|
|
I Transient_Local_GETS 0 <--
|
||
|
|
I Transient_GETS_Last_Token 0 <--
|
||
|
|
I Transient_Local_GETS_Last_Token 0 <--
|
||
|
|
I Persistent_GETX 0 <--
|
||
|
|
I Persistent_GETS 0 <--
|
||
|
|
I Own_Lock_or_Unlock 0 <--
|
||
|
|
|
||
|
|
S Load 30
|
||
|
|
S Ifetch 188
|
||
|
|
S Store 8
|
||
|
|
S L1_Replacement 50
|
||
|
|
S Data_Shared 0 <--
|
||
|
|
S Data_Owner 0 <--
|
||
|
|
S Data_All_Tokens 0 <--
|
||
|
|
S Ack 0 <--
|
||
|
|
S Transient_GETX 0 <--
|
||
|
|
S Transient_Local_GETX 0 <--
|
||
|
|
S Transient_GETS 0 <--
|
||
|
|
S Transient_Local_GETS 0 <--
|
||
|
|
S Transient_GETS_Last_Token 0 <--
|
||
|
|
S Transient_Local_GETS_Last_Token 0 <--
|
||
|
|
S Persistent_GETX 0 <--
|
||
|
|
S Persistent_GETS 0 <--
|
||
|
|
S Own_Lock_or_Unlock 0 <--
|
||
|
|
|
||
|
|
O Load 0 <--
|
||
|
|
O Ifetch 0 <--
|
||
|
|
O Store 0 <--
|
||
|
|
O L1_Replacement 0 <--
|
||
|
|
O Data_Shared 0 <--
|
||
|
|
O Data_All_Tokens 0 <--
|
||
|
|
O Ack 0 <--
|
||
|
|
O Ack_All_Tokens 0 <--
|
||
|
|
O Transient_GETX 0 <--
|
||
|
|
O Transient_Local_GETX 0 <--
|
||
|
|
O Transient_GETS 0 <--
|
||
|
|
O Transient_Local_GETS 0 <--
|
||
|
|
O Transient_GETS_Last_Token 0 <--
|
||
|
|
O Transient_Local_GETS_Last_Token 0 <--
|
||
|
|
O Persistent_GETX 0 <--
|
||
|
|
O Persistent_GETS 0 <--
|
||
|
|
O Own_Lock_or_Unlock 0 <--
|
||
|
|
|
||
|
|
M Load 67
|
||
|
|
M Ifetch 1196
|
||
|
|
M Store 29
|
||
|
|
M L1_Replacement 356
|
||
|
|
M Transient_GETX 0 <--
|
||
|
|
M Transient_Local_GETX 0 <--
|
||
|
|
M Transient_GETS 0 <--
|
||
|
|
M Transient_Local_GETS 0 <--
|
||
|
|
M Persistent_GETX 0 <--
|
||
|
|
M Persistent_GETS 0 <--
|
||
|
|
M Own_Lock_or_Unlock 0 <--
|
||
|
|
|
||
|
|
MM Load 96
|
||
|
|
MM Ifetch 0 <--
|
||
|
|
MM Store 111
|
||
|
|
MM L1_Replacement 96
|
||
|
|
MM Transient_GETX 0 <--
|
||
|
|
MM Transient_Local_GETX 0 <--
|
||
|
|
MM Transient_GETS 0 <--
|
||
|
|
MM Transient_Local_GETS 0 <--
|
||
|
|
MM Persistent_GETX 0 <--
|
||
|
|
MM Persistent_GETS 0 <--
|
||
|
|
MM Own_Lock_or_Unlock 0 <--
|
||
|
|
|
||
|
|
M_W Load 34
|
||
|
|
M_W Ifetch 931
|
||
|
|
M_W Store 3
|
||
|
|
M_W L1_Replacement 0 <--
|
||
|
|
M_W Transient_GETX 0 <--
|
||
|
|
M_W Transient_Local_GETX 0 <--
|
||
|
|
M_W Transient_GETS 0 <--
|
||
|
|
M_W Transient_Local_GETS 0 <--
|
||
|
|
M_W Persistent_GETX 0 <--
|
||
|
|
M_W Persistent_GETS 0 <--
|
||
|
|
M_W Own_Lock_or_Unlock 0 <--
|
||
|
|
M_W Use_TimeoutStarverX 0 <--
|
||
|
|
M_W Use_TimeoutStarverS 0 <--
|
||
|
|
M_W Use_TimeoutNoStarvers 389
|
||
|
|
|
||
|
|
MM_W Load 6
|
||
|
|
MM_W Ifetch 0 <--
|
||
|
|
MM_W Store 85
|
||
|
|
MM_W L1_Replacement 0 <--
|
||
|
|
MM_W Transient_GETX 0 <--
|
||
|
|
MM_W Transient_Local_GETX 0 <--
|
||
|
|
MM_W Transient_GETS 0 <--
|
||
|
|
MM_W Transient_Local_GETS 0 <--
|
||
|
|
MM_W Persistent_GETX 0 <--
|
||
|
|
MM_W Persistent_GETS 0 <--
|
||
|
|
MM_W Own_Lock_or_Unlock 0 <--
|
||
|
|
MM_W Use_TimeoutStarverX 0 <--
|
||
|
|
MM_W Use_TimeoutStarverS 0 <--
|
||
|
|
MM_W Use_TimeoutNoStarvers 69
|
||
|
|
|
||
|
|
IM Load 0 <--
|
||
|
|
IM Ifetch 0 <--
|
||
|
|
IM Store 0 <--
|
||
|
|
IM L1_Replacement 0 <--
|
||
|
|
IM Data_Shared 0 <--
|
||
|
|
IM Data_Owner 0 <--
|
||
|
|
IM Data_All_Tokens 58
|
||
|
|
IM Ack 1
|
||
|
|
IM Transient_GETX 0 <--
|
||
|
|
IM Transient_Local_GETX 0 <--
|
||
|
|
IM Transient_GETS 0 <--
|
||
|
|
IM Transient_Local_GETS 0 <--
|
||
|
|
IM Transient_GETS_Last_Token 0 <--
|
||
|
|
IM Transient_Local_GETS_Last_Token 0 <--
|
||
|
|
IM Persistent_GETX 0 <--
|
||
|
|
IM Persistent_GETS 0 <--
|
||
|
|
IM Own_Lock_or_Unlock 0 <--
|
||
|
|
IM Request_Timeout 0 <--
|
||
|
|
|
||
|
|
SM Load 0 <--
|
||
|
|
SM Ifetch 0 <--
|
||
|
|
SM Store 0 <--
|
||
|
|
SM L1_Replacement 0 <--
|
||
|
|
SM Data_Shared 0 <--
|
||
|
|
SM Data_Owner 0 <--
|
||
|
|
SM Data_All_Tokens 8
|
||
|
|
SM Ack 0 <--
|
||
|
|
SM Transient_GETX 0 <--
|
||
|
|
SM Transient_Local_GETX 0 <--
|
||
|
|
SM Transient_GETS 0 <--
|
||
|
|
SM Transient_Local_GETS 0 <--
|
||
|
|
SM Transient_GETS_Last_Token 0 <--
|
||
|
|
SM Transient_Local_GETS_Last_Token 0 <--
|
||
|
|
SM Persistent_GETX 0 <--
|
||
|
|
SM Persistent_GETS 0 <--
|
||
|
|
SM Own_Lock_or_Unlock 0 <--
|
||
|
|
SM Request_Timeout 0 <--
|
||
|
|
|
||
|
|
OM Load 0 <--
|
||
|
|
OM Ifetch 0 <--
|
||
|
|
OM Store 0 <--
|
||
|
|
OM L1_Replacement 0 <--
|
||
|
|
OM Data_Shared 0 <--
|
||
|
|
OM Data_All_Tokens 0 <--
|
||
|
|
OM Ack 0 <--
|
||
|
|
OM Ack_All_Tokens 0 <--
|
||
|
|
OM Transient_GETX 0 <--
|
||
|
|
OM Transient_Local_GETX 0 <--
|
||
|
|
OM Transient_GETS 0 <--
|
||
|
|
OM Transient_Local_GETS 0 <--
|
||
|
|
OM Transient_GETS_Last_Token 0 <--
|
||
|
|
OM Transient_Local_GETS_Last_Token 0 <--
|
||
|
|
OM Persistent_GETX 0 <--
|
||
|
|
OM Persistent_GETS 0 <--
|
||
|
|
OM Own_Lock_or_Unlock 0 <--
|
||
|
|
OM Request_Timeout 0 <--
|
||
|
|
|
||
|
|
IS Load 0 <--
|
||
|
|
IS Ifetch 0 <--
|
||
|
|
IS Store 0 <--
|
||
|
|
IS L1_Replacement 0 <--
|
||
|
|
IS Data_Shared 59
|
||
|
|
IS Data_Owner 0 <--
|
||
|
|
IS Data_All_Tokens 393
|
||
|
|
IS Ack 7
|
||
|
|
IS Transient_GETX 0 <--
|
||
|
|
IS Transient_Local_GETX 0 <--
|
||
|
|
IS Transient_GETS 0 <--
|
||
|
|
IS Transient_Local_GETS 0 <--
|
||
|
|
IS Transient_GETS_Last_Token 0 <--
|
||
|
|
IS Transient_Local_GETS_Last_Token 0 <--
|
||
|
|
IS Persistent_GETX 0 <--
|
||
|
|
IS Persistent_GETS 0 <--
|
||
|
|
IS Own_Lock_or_Unlock 0 <--
|
||
|
|
IS Request_Timeout 0 <--
|
||
|
|
|
||
|
|
I_L Load 0 <--
|
||
|
|
I_L Ifetch 0 <--
|
||
|
|
I_L Store 0 <--
|
||
|
|
I_L L1_Replacement 0 <--
|
||
|
|
I_L Data_Shared 0 <--
|
||
|
|
I_L Data_Owner 0 <--
|
||
|
|
I_L Data_All_Tokens 0 <--
|
||
|
|
I_L Ack 0 <--
|
||
|
|
I_L Transient_GETX 0 <--
|
||
|
|
I_L Transient_Local_GETX 0 <--
|
||
|
|
I_L Transient_GETS 0 <--
|
||
|
|
I_L Transient_Local_GETS 0 <--
|
||
|
|
I_L Transient_GETS_Last_Token 0 <--
|
||
|
|
I_L Transient_Local_GETS_Last_Token 0 <--
|
||
|
|
I_L Persistent_GETX 0 <--
|
||
|
|
I_L Persistent_GETS 0 <--
|
||
|
|
I_L Own_Lock_or_Unlock 0 <--
|
||
|
|
|
||
|
|
S_L Load 0 <--
|
||
|
|
S_L Ifetch 0 <--
|
||
|
|
S_L Store 0 <--
|
||
|
|
S_L L1_Replacement 0 <--
|
||
|
|
S_L Data_Shared 0 <--
|
||
|
|
S_L Data_Owner 0 <--
|
||
|
|
S_L Data_All_Tokens 0 <--
|
||
|
|
S_L Ack 0 <--
|
||
|
|
S_L Transient_GETX 0 <--
|
||
|
|
S_L Transient_Local_GETX 0 <--
|
||
|
|
S_L Transient_GETS 0 <--
|
||
|
|
S_L Transient_Local_GETS 0 <--
|
||
|
|
S_L Transient_GETS_Last_Token 0 <--
|
||
|
|
S_L Transient_Local_GETS_Last_Token 0 <--
|
||
|
|
S_L Persistent_GETX 0 <--
|
||
|
|
S_L Persistent_GETS 0 <--
|
||
|
|
S_L Own_Lock_or_Unlock 0 <--
|
||
|
|
|
||
|
|
IM_L Load 0 <--
|
||
|
|
IM_L Ifetch 0 <--
|
||
|
|
IM_L Store 0 <--
|
||
|
|
IM_L L1_Replacement 0 <--
|
||
|
|
IM_L Data_Shared 0 <--
|
||
|
|
IM_L Data_Owner 0 <--
|
||
|
|
IM_L Data_All_Tokens 0 <--
|
||
|
|
IM_L Ack 0 <--
|
||
|
|
IM_L Transient_GETX 0 <--
|
||
|
|
IM_L Transient_Local_GETX 0 <--
|
||
|
|
IM_L Transient_GETS 0 <--
|
||
|
|
IM_L Transient_Local_GETS 0 <--
|
||
|
|
IM_L Transient_GETS_Last_Token 0 <--
|
||
|
|
IM_L Transient_Local_GETS_Last_Token 0 <--
|
||
|
|
IM_L Persistent_GETX 0 <--
|
||
|
|
IM_L Persistent_GETS 0 <--
|
||
|
|
IM_L Own_Lock_or_Unlock 0 <--
|
||
|
|
IM_L Request_Timeout 0 <--
|
||
|
|
|
||
|
|
SM_L Load 0 <--
|
||
|
|
SM_L Ifetch 0 <--
|
||
|
|
SM_L Store 0 <--
|
||
|
|
SM_L L1_Replacement 0 <--
|
||
|
|
SM_L Data_Shared 0 <--
|
||
|
|
SM_L Data_Owner 0 <--
|
||
|
|
SM_L Data_All_Tokens 0 <--
|
||
|
|
SM_L Ack 0 <--
|
||
|
|
SM_L Transient_GETX 0 <--
|
||
|
|
SM_L Transient_Local_GETX 0 <--
|
||
|
|
SM_L Transient_GETS 0 <--
|
||
|
|
SM_L Transient_Local_GETS 0 <--
|
||
|
|
SM_L Transient_GETS_Last_Token 0 <--
|
||
|
|
SM_L Transient_Local_GETS_Last_Token 0 <--
|
||
|
|
SM_L Persistent_GETX 0 <--
|
||
|
|
SM_L Persistent_GETS 0 <--
|
||
|
|
SM_L Own_Lock_or_Unlock 0 <--
|
||
|
|
SM_L Request_Timeout 0 <--
|
||
|
|
|
||
|
|
IS_L Load 0 <--
|
||
|
|
IS_L Ifetch 0 <--
|
||
|
|
IS_L Store 0 <--
|
||
|
|
IS_L L1_Replacement 0 <--
|
||
|
|
IS_L Data_Shared 0 <--
|
||
|
|
IS_L Data_Owner 0 <--
|
||
|
|
IS_L Data_All_Tokens 0 <--
|
||
|
|
IS_L Ack 0 <--
|
||
|
|
IS_L Transient_GETX 0 <--
|
||
|
|
IS_L Transient_Local_GETX 0 <--
|
||
|
|
IS_L Transient_GETS 0 <--
|
||
|
|
IS_L Transient_Local_GETS 0 <--
|
||
|
|
IS_L Transient_GETS_Last_Token 0 <--
|
||
|
|
IS_L Transient_Local_GETS_Last_Token 0 <--
|
||
|
|
IS_L Persistent_GETX 0 <--
|
||
|
|
IS_L Persistent_GETS 0 <--
|
||
|
|
IS_L Own_Lock_or_Unlock 0 <--
|
||
|
|
IS_L Request_Timeout 0 <--
|
||
|
|
|
||
|
|
Cache Stats: system.ruby.network.topology.ext_links1.ext_node.L2cacheMemory
|
||
|
|
system.ruby.network.topology.ext_links1.ext_node.L2cacheMemory_total_misses: 0
|
||
|
|
system.ruby.network.topology.ext_links1.ext_node.L2cacheMemory_total_demand_misses: 0
|
||
|
|
system.ruby.network.topology.ext_links1.ext_node.L2cacheMemory_total_prefetches: 0
|
||
|
|
system.ruby.network.topology.ext_links1.ext_node.L2cacheMemory_total_sw_prefetches: 0
|
||
|
|
system.ruby.network.topology.ext_links1.ext_node.L2cacheMemory_total_hw_prefetches: 0
|
||
|
|
system.ruby.network.topology.ext_links1.ext_node.L2cacheMemory_misses_per_transaction: nan
|
||
|
|
|
||
|
|
system.ruby.network.topology.ext_links1.ext_node.L2cacheMemory_request_size: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
|
||
|
|
|
||
|
|
--- L2Cache 0 ---
|
||
|
|
- Event Counts -
|
||
|
|
L1_GETS 445
|
||
|
|
L1_GETS_Last_Token 7
|
||
|
|
L1_GETX 66
|
||
|
|
L1_INV 0
|
||
|
|
Transient_GETX 0
|
||
|
|
Transient_GETS 0
|
||
|
|
Transient_GETS_Last_Token 0
|
||
|
|
L2_Replacement 463
|
||
|
|
Writeback_Tokens 27
|
||
|
|
Writeback_Shared_Data 0
|
||
|
|
Writeback_All_Tokens 475
|
||
|
|
Writeback_Owned 0
|
||
|
|
Data_Shared 0
|
||
|
|
Data_Owner 0
|
||
|
|
Data_All_Tokens 0
|
||
|
|
Ack 0
|
||
|
|
Ack_All_Tokens 0
|
||
|
|
Persistent_GETX 0
|
||
|
|
Persistent_GETS 0
|
||
|
|
Own_Lock_or_Unlock 0
|
||
|
|
|
||
|
|
- Transitions -
|
||
|
|
NP L1_GETS 386
|
||
|
|
NP L1_GETX 48
|
||
|
|
NP L1_INV 0 <--
|
||
|
|
NP Transient_GETX 0 <--
|
||
|
|
NP Transient_GETS 0 <--
|
||
|
|
NP Writeback_Tokens 27
|
||
|
|
NP Writeback_Shared_Data 0 <--
|
||
|
|
NP Writeback_All_Tokens 444
|
||
|
|
NP Writeback_Owned 0 <--
|
||
|
|
NP Data_Shared 0 <--
|
||
|
|
NP Data_Owner 0 <--
|
||
|
|
NP Data_All_Tokens 0 <--
|
||
|
|
NP Ack 0 <--
|
||
|
|
NP Persistent_GETX 0 <--
|
||
|
|
NP Persistent_GETS 0 <--
|
||
|
|
NP Own_Lock_or_Unlock 0 <--
|
||
|
|
|
||
|
|
I L1_GETS 0 <--
|
||
|
|
I L1_GETS_Last_Token 7
|
||
|
|
I L1_GETX 1
|
||
|
|
I L1_INV 0 <--
|
||
|
|
I Transient_GETX 0 <--
|
||
|
|
I Transient_GETS 0 <--
|
||
|
|
I Transient_GETS_Last_Token 0 <--
|
||
|
|
I L2_Replacement 34
|
||
|
|
I Writeback_Tokens 0 <--
|
||
|
|
I Writeback_Shared_Data 0 <--
|
||
|
|
I Writeback_All_Tokens 8
|
||
|
|
I Writeback_Owned 0 <--
|
||
|
|
I Data_Shared 0 <--
|
||
|
|
I Data_Owner 0 <--
|
||
|
|
I Data_All_Tokens 0 <--
|
||
|
|
I Ack 0 <--
|
||
|
|
I Persistent_GETX 0 <--
|
||
|
|
I Persistent_GETS 0 <--
|
||
|
|
I Own_Lock_or_Unlock 0 <--
|
||
|
|
|
||
|
|
S L1_GETS 0 <--
|
||
|
|
S L1_GETS_Last_Token 0 <--
|
||
|
|
S L1_GETX 0 <--
|
||
|
|
S L1_INV 0 <--
|
||
|
|
S Transient_GETX 0 <--
|
||
|
|
S Transient_GETS 0 <--
|
||
|
|
S Transient_GETS_Last_Token 0 <--
|
||
|
|
S L2_Replacement 0 <--
|
||
|
|
S Writeback_Tokens 0 <--
|
||
|
|
S Writeback_Shared_Data 0 <--
|
||
|
|
S Writeback_All_Tokens 0 <--
|
||
|
|
S Writeback_Owned 0 <--
|
||
|
|
S Data_Shared 0 <--
|
||
|
|
S Data_Owner 0 <--
|
||
|
|
S Data_All_Tokens 0 <--
|
||
|
|
S Ack 0 <--
|
||
|
|
S Persistent_GETX 0 <--
|
||
|
|
S Persistent_GETS 0 <--
|
||
|
|
S Own_Lock_or_Unlock 0 <--
|
||
|
|
|
||
|
|
O L1_GETS 0 <--
|
||
|
|
O L1_GETS_Last_Token 0 <--
|
||
|
|
O L1_GETX 5
|
||
|
|
O L1_INV 0 <--
|
||
|
|
O Transient_GETX 0 <--
|
||
|
|
O Transient_GETS 0 <--
|
||
|
|
O Transient_GETS_Last_Token 0 <--
|
||
|
|
O L2_Replacement 31
|
||
|
|
O Writeback_Tokens 0 <--
|
||
|
|
O Writeback_Shared_Data 0 <--
|
||
|
|
O Writeback_All_Tokens 23
|
||
|
|
O Data_Shared 0 <--
|
||
|
|
O Data_All_Tokens 0 <--
|
||
|
|
O Ack 0 <--
|
||
|
|
O Ack_All_Tokens 0 <--
|
||
|
|
O Persistent_GETX 0 <--
|
||
|
|
O Persistent_GETS 0 <--
|
||
|
|
O Own_Lock_or_Unlock 0 <--
|
||
|
|
|
||
|
|
M L1_GETS 59
|
||
|
|
M L1_GETX 12
|
||
|
|
M L1_INV 0 <--
|
||
|
|
M Transient_GETX 0 <--
|
||
|
|
M Transient_GETS 0 <--
|
||
|
|
M L2_Replacement 398
|
||
|
|
M Persistent_GETX 0 <--
|
||
|
|
M Persistent_GETS 0 <--
|
||
|
|
M Own_Lock_or_Unlock 0 <--
|
||
|
|
|
||
|
|
I_L L1_GETS 0 <--
|
||
|
|
I_L L1_GETX 0 <--
|
||
|
|
I_L L1_INV 0 <--
|
||
|
|
I_L Transient_GETX 0 <--
|
||
|
|
I_L Transient_GETS 0 <--
|
||
|
|
I_L Transient_GETS_Last_Token 0 <--
|
||
|
|
I_L L2_Replacement 0 <--
|
||
|
|
I_L Writeback_Tokens 0 <--
|
||
|
|
I_L Writeback_Shared_Data 0 <--
|
||
|
|
I_L Writeback_All_Tokens 0 <--
|
||
|
|
I_L Writeback_Owned 0 <--
|
||
|
|
I_L Data_Shared 0 <--
|
||
|
|
I_L Data_Owner 0 <--
|
||
|
|
I_L Data_All_Tokens 0 <--
|
||
|
|
I_L Ack 0 <--
|
||
|
|
I_L Persistent_GETX 0 <--
|
||
|
|
I_L Persistent_GETS 0 <--
|
||
|
|
I_L Own_Lock_or_Unlock 0 <--
|
||
|
|
|
||
|
|
S_L L1_GETS 0 <--
|
||
|
|
S_L L1_GETS_Last_Token 0 <--
|
||
|
|
S_L L1_GETX 0 <--
|
||
|
|
S_L L1_INV 0 <--
|
||
|
|
S_L Transient_GETX 0 <--
|
||
|
|
S_L Transient_GETS 0 <--
|
||
|
|
S_L Transient_GETS_Last_Token 0 <--
|
||
|
|
S_L L2_Replacement 0 <--
|
||
|
|
S_L Writeback_Tokens 0 <--
|
||
|
|
S_L Writeback_Shared_Data 0 <--
|
||
|
|
S_L Writeback_All_Tokens 0 <--
|
||
|
|
S_L Writeback_Owned 0 <--
|
||
|
|
S_L Data_Shared 0 <--
|
||
|
|
S_L Data_Owner 0 <--
|
||
|
|
S_L Data_All_Tokens 0 <--
|
||
|
|
S_L Ack 0 <--
|
||
|
|
S_L Persistent_GETX 0 <--
|
||
|
|
S_L Persistent_GETS 0 <--
|
||
|
|
S_L Own_Lock_or_Unlock 0 <--
|
||
|
|
|
||
|
|
Memory controller: system.ruby.network.topology.ext_links2.ext_node.memBuffer:
|
||
|
|
memory_total_requests: 523
|
||
|
|
memory_reads: 442
|
||
|
|
memory_writes: 81
|
||
|
|
memory_refreshes: 189
|
||
|
|
memory_total_request_delays: 199
|
||
|
|
memory_delays_per_request: 0.380497
|
||
|
|
memory_delays_in_input_queue: 67
|
||
|
|
memory_delays_behind_head_of_bank_queue: 0
|
||
|
|
memory_delays_stalled_at_head_of_bank_queue: 132
|
||
|
|
memory_stalls_for_bank_busy: 41
|
||
|
|
memory_stalls_for_random_busy: 0
|
||
|
|
memory_stalls_for_anti_starvation: 0
|
||
|
|
memory_stalls_for_arbitration: 7
|
||
|
|
memory_stalls_for_bus: 80
|
||
|
|
memory_stalls_for_tfaw: 0
|
||
|
|
memory_stalls_for_read_write_turnaround: 4
|
||
|
|
memory_stalls_for_read_read_turnaround: 0
|
||
|
|
accesses_per_bank: 19 10 0 41 20 19 31 22 5 3 6 4 21 40 20 3 4 6 7 14 10 16 14 41 16 5 5 12 12 18 14 65
|
||
|
|
|
||
|
|
--- Directory 0 ---
|
||
|
|
- Event Counts -
|
||
|
|
GETX 63
|
||
|
|
GETS 409
|
||
|
|
Lockdown 0
|
||
|
|
Unlockdown 0
|
||
|
|
Own_Lock_or_Unlock 0
|
||
|
|
Data_Owner 6
|
||
|
|
Data_All_Tokens 75
|
||
|
|
Ack_Owner 25
|
||
|
|
Ack_Owner_All_Tokens 323
|
||
|
|
Tokens 0
|
||
|
|
Ack_All_Tokens 18
|
||
|
|
Request_Timeout 0
|
||
|
|
Memory_Data 442
|
||
|
|
Memory_Ack 81
|
||
|
|
DMA_READ 0
|
||
|
|
DMA_WRITE 0
|
||
|
|
DMA_WRITE_All_Tokens 0
|
||
|
|
|
||
|
|
- Transitions -
|
||
|
|
O GETX 49
|
||
|
|
O GETS 393
|
||
|
|
O Lockdown 0 <--
|
||
|
|
O Own_Lock_or_Unlock 0 <--
|
||
|
|
O Data_Owner 0 <--
|
||
|
|
O Data_All_Tokens 0 <--
|
||
|
|
O Tokens 0 <--
|
||
|
|
O Ack_All_Tokens 18
|
||
|
|
O DMA_READ 0 <--
|
||
|
|
O DMA_WRITE 0 <--
|
||
|
|
O DMA_WRITE_All_Tokens 0 <--
|
||
|
|
|
||
|
|
NO GETX 5
|
||
|
|
NO GETS 0 <--
|
||
|
|
NO Lockdown 0 <--
|
||
|
|
NO Own_Lock_or_Unlock 0 <--
|
||
|
|
NO Data_Owner 6
|
||
|
|
NO Data_All_Tokens 75
|
||
|
|
NO Ack_Owner 25
|
||
|
|
NO Ack_Owner_All_Tokens 323
|
||
|
|
NO Tokens 0 <--
|
||
|
|
NO DMA_READ 0 <--
|
||
|
|
NO DMA_WRITE 0 <--
|
||
|
|
|
||
|
|
L GETX 0 <--
|
||
|
|
L GETS 0 <--
|
||
|
|
L Lockdown 0 <--
|
||
|
|
L Unlockdown 0 <--
|
||
|
|
L Own_Lock_or_Unlock 0 <--
|
||
|
|
L Data_Owner 0 <--
|
||
|
|
L Data_All_Tokens 0 <--
|
||
|
|
L Ack_Owner 0 <--
|
||
|
|
L Ack_Owner_All_Tokens 0 <--
|
||
|
|
L Tokens 0 <--
|
||
|
|
L DMA_READ 0 <--
|
||
|
|
L DMA_WRITE 0 <--
|
||
|
|
|
||
|
|
O_W GETX 9
|
||
|
|
O_W GETS 16
|
||
|
|
O_W Lockdown 0 <--
|
||
|
|
O_W Unlockdown 0 <--
|
||
|
|
O_W Own_Lock_or_Unlock 0 <--
|
||
|
|
O_W Data_Owner 0 <--
|
||
|
|
O_W Ack_Owner 0 <--
|
||
|
|
O_W Tokens 0 <--
|
||
|
|
O_W Ack_All_Tokens 0 <--
|
||
|
|
O_W Memory_Data 0 <--
|
||
|
|
O_W Memory_Ack 81
|
||
|
|
O_W DMA_READ 0 <--
|
||
|
|
O_W DMA_WRITE 0 <--
|
||
|
|
|
||
|
|
L_O_W GETX 0 <--
|
||
|
|
L_O_W GETS 0 <--
|
||
|
|
L_O_W Lockdown 0 <--
|
||
|
|
L_O_W Unlockdown 0 <--
|
||
|
|
L_O_W Own_Lock_or_Unlock 0 <--
|
||
|
|
L_O_W Data_Owner 0 <--
|
||
|
|
L_O_W Ack_Owner 0 <--
|
||
|
|
L_O_W Tokens 0 <--
|
||
|
|
L_O_W Ack_All_Tokens 0 <--
|
||
|
|
L_O_W Memory_Data 0 <--
|
||
|
|
L_O_W Memory_Ack 0 <--
|
||
|
|
L_O_W DMA_READ 0 <--
|
||
|
|
L_O_W DMA_WRITE 0 <--
|
||
|
|
|
||
|
|
L_NO_W GETX 0 <--
|
||
|
|
L_NO_W GETS 0 <--
|
||
|
|
L_NO_W Lockdown 0 <--
|
||
|
|
L_NO_W Unlockdown 0 <--
|
||
|
|
L_NO_W Own_Lock_or_Unlock 0 <--
|
||
|
|
L_NO_W Data_Owner 0 <--
|
||
|
|
L_NO_W Ack_Owner 0 <--
|
||
|
|
L_NO_W Tokens 0 <--
|
||
|
|
L_NO_W Ack_All_Tokens 0 <--
|
||
|
|
L_NO_W Memory_Data 0 <--
|
||
|
|
L_NO_W DMA_READ 0 <--
|
||
|
|
L_NO_W DMA_WRITE 0 <--
|
||
|
|
|
||
|
|
DR_L_W GETX 0 <--
|
||
|
|
DR_L_W GETS 0 <--
|
||
|
|
DR_L_W Lockdown 0 <--
|
||
|
|
DR_L_W Unlockdown 0 <--
|
||
|
|
DR_L_W Own_Lock_or_Unlock 0 <--
|
||
|
|
DR_L_W Data_Owner 0 <--
|
||
|
|
DR_L_W Ack_Owner 0 <--
|
||
|
|
DR_L_W Tokens 0 <--
|
||
|
|
DR_L_W Ack_All_Tokens 0 <--
|
||
|
|
DR_L_W Request_Timeout 0 <--
|
||
|
|
DR_L_W Memory_Data 0 <--
|
||
|
|
DR_L_W DMA_READ 0 <--
|
||
|
|
DR_L_W DMA_WRITE 0 <--
|
||
|
|
|
||
|
|
NO_W GETX 0 <--
|
||
|
|
NO_W GETS 0 <--
|
||
|
|
NO_W Lockdown 0 <--
|
||
|
|
NO_W Unlockdown 0 <--
|
||
|
|
NO_W Own_Lock_or_Unlock 0 <--
|
||
|
|
NO_W Data_Owner 0 <--
|
||
|
|
NO_W Ack_Owner 0 <--
|
||
|
|
NO_W Tokens 0 <--
|
||
|
|
NO_W Ack_All_Tokens 0 <--
|
||
|
|
NO_W Memory_Data 442
|
||
|
|
NO_W DMA_READ 0 <--
|
||
|
|
NO_W DMA_WRITE 0 <--
|
||
|
|
|
||
|
|
O_DW_W GETX 0 <--
|
||
|
|
O_DW_W GETS 0 <--
|
||
|
|
O_DW_W Data_Owner 0 <--
|
||
|
|
O_DW_W Ack_Owner 0 <--
|
||
|
|
O_DW_W Tokens 0 <--
|
||
|
|
O_DW_W Ack_All_Tokens 0 <--
|
||
|
|
O_DW_W Memory_Ack 0 <--
|
||
|
|
O_DW_W DMA_READ 0 <--
|
||
|
|
O_DW_W DMA_WRITE 0 <--
|
||
|
|
|
||
|
|
O_DR_W GETX 0 <--
|
||
|
|
O_DR_W GETS 0 <--
|
||
|
|
O_DR_W Lockdown 0 <--
|
||
|
|
O_DR_W Unlockdown 0 <--
|
||
|
|
O_DR_W Own_Lock_or_Unlock 0 <--
|
||
|
|
O_DR_W Data_Owner 0 <--
|
||
|
|
O_DR_W Ack_Owner 0 <--
|
||
|
|
O_DR_W Tokens 0 <--
|
||
|
|
O_DR_W Ack_All_Tokens 0 <--
|
||
|
|
O_DR_W Memory_Data 0 <--
|
||
|
|
O_DR_W DMA_READ 0 <--
|
||
|
|
O_DR_W DMA_WRITE 0 <--
|
||
|
|
|
||
|
|
O_DW GETX 0 <--
|
||
|
|
O_DW GETS 0 <--
|
||
|
|
O_DW Lockdown 0 <--
|
||
|
|
O_DW Own_Lock_or_Unlock 0 <--
|
||
|
|
O_DW Data_Owner 0 <--
|
||
|
|
O_DW Data_All_Tokens 0 <--
|
||
|
|
O_DW Ack_Owner 0 <--
|
||
|
|
O_DW Ack_Owner_All_Tokens 0 <--
|
||
|
|
O_DW Tokens 0 <--
|
||
|
|
O_DW Ack_All_Tokens 0 <--
|
||
|
|
O_DW DMA_READ 0 <--
|
||
|
|
O_DW DMA_WRITE 0 <--
|
||
|
|
|
||
|
|
NO_DW GETX 0 <--
|
||
|
|
NO_DW GETS 0 <--
|
||
|
|
NO_DW Lockdown 0 <--
|
||
|
|
NO_DW Own_Lock_or_Unlock 0 <--
|
||
|
|
NO_DW Data_Owner 0 <--
|
||
|
|
NO_DW Data_All_Tokens 0 <--
|
||
|
|
NO_DW Tokens 0 <--
|
||
|
|
NO_DW Request_Timeout 0 <--
|
||
|
|
NO_DW DMA_READ 0 <--
|
||
|
|
NO_DW DMA_WRITE 0 <--
|
||
|
|
|
||
|
|
NO_DR GETX 0 <--
|
||
|
|
NO_DR GETS 0 <--
|
||
|
|
NO_DR Lockdown 0 <--
|
||
|
|
NO_DR Own_Lock_or_Unlock 0 <--
|
||
|
|
NO_DR Data_Owner 0 <--
|
||
|
|
NO_DR Data_All_Tokens 0 <--
|
||
|
|
NO_DR Tokens 0 <--
|
||
|
|
NO_DR Request_Timeout 0 <--
|
||
|
|
NO_DR DMA_READ 0 <--
|
||
|
|
NO_DR DMA_WRITE 0 <--
|
||
|
|
|
||
|
|
DW_L GETX 0 <--
|
||
|
|
DW_L GETS 0 <--
|
||
|
|
DW_L Lockdown 0 <--
|
||
|
|
DW_L Unlockdown 0 <--
|
||
|
|
DW_L Own_Lock_or_Unlock 0 <--
|
||
|
|
DW_L Data_Owner 0 <--
|
||
|
|
DW_L Data_All_Tokens 0 <--
|
||
|
|
DW_L Ack_Owner 0 <--
|
||
|
|
DW_L Ack_Owner_All_Tokens 0 <--
|
||
|
|
DW_L Tokens 0 <--
|
||
|
|
DW_L Request_Timeout 0 <--
|
||
|
|
DW_L DMA_READ 0 <--
|
||
|
|
DW_L DMA_WRITE 0 <--
|
||
|
|
|
||
|
|
DR_L GETX 0 <--
|
||
|
|
DR_L GETS 0 <--
|
||
|
|
DR_L Lockdown 0 <--
|
||
|
|
DR_L Unlockdown 0 <--
|
||
|
|
DR_L Own_Lock_or_Unlock 0 <--
|
||
|
|
DR_L Data_Owner 0 <--
|
||
|
|
DR_L Data_All_Tokens 0 <--
|
||
|
|
DR_L Ack_Owner 0 <--
|
||
|
|
DR_L Ack_Owner_All_Tokens 0 <--
|
||
|
|
DR_L Tokens 0 <--
|
||
|
|
DR_L Request_Timeout 0 <--
|
||
|
|
DR_L DMA_READ 0 <--
|
||
|
|
DR_L DMA_WRITE 0 <--
|
||
|
|
|