gem5/tests/quick/00.hello/ref/arm/linux/simple-atomic/stats.txt

37 lines
3.2 KiB
Text
Raw Normal View History

2009-06-10 08:55:53 +02:00
---------- Begin Simulation Statistics ----------
host_inst_rate 15740 # Simulator instruction rate (inst/s)
host_mem_usage 201240 # Number of bytes of host memory used
host_seconds 0.35 # Real time elapsed on the host
host_tick_rate 7864008 # Simulator tick rate (ticks/s)
2009-06-10 08:55:53 +02:00
sim_freq 1000000000000 # Frequency of simulated ticks
sim_insts 5514 # Number of instructions simulated
sim_seconds 0.000003 # Number of seconds simulated
sim_ticks 2756500 # Number of ticks simulated
2009-06-10 08:55:53 +02:00
system.cpu.dtb.accesses 0 # DTB accesses
system.cpu.dtb.hits 0 # DTB hits
system.cpu.dtb.misses 0 # DTB misses
system.cpu.dtb.read_accesses 0 # DTB read accesses
system.cpu.dtb.read_hits 0 # DTB read hits
system.cpu.dtb.read_misses 0 # DTB read misses
system.cpu.dtb.write_accesses 0 # DTB write accesses
system.cpu.dtb.write_hits 0 # DTB write hits
system.cpu.dtb.write_misses 0 # DTB write misses
system.cpu.idle_fraction 0 # Percentage of idle cycles
system.cpu.itb.accesses 0 # DTB accesses
system.cpu.itb.hits 0 # DTB hits
system.cpu.itb.misses 0 # DTB misses
system.cpu.itb.read_accesses 0 # DTB read accesses
system.cpu.itb.read_hits 0 # DTB read hits
system.cpu.itb.read_misses 0 # DTB read misses
system.cpu.itb.write_accesses 0 # DTB write accesses
system.cpu.itb.write_hits 0 # DTB write hits
system.cpu.itb.write_misses 0 # DTB write misses
system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles
system.cpu.numCycles 5514 # number of cpu cycles simulated
system.cpu.num_insts 5514 # Number of instructions executed
system.cpu.num_refs 2143 # Number of memory references
system.cpu.workload.PROG:num_syscalls 13 # Number of system calls
2009-06-10 08:55:53 +02:00
---------- End Simulation Statistics ----------