2009-11-18 22:55:57 +01:00
|
|
|
# Copyright (c) 2006-2007 The Regents of The University of Michigan
|
|
|
|
# Copyright (c) 2009 Advanced Micro Devices, Inc.
|
|
|
|
# All rights reserved.
|
|
|
|
#
|
|
|
|
# Redistribution and use in source and binary forms, with or without
|
|
|
|
# modification, are permitted provided that the following conditions are
|
|
|
|
# met: redistributions of source code must retain the above copyright
|
|
|
|
# notice, this list of conditions and the following disclaimer;
|
|
|
|
# redistributions in binary form must reproduce the above copyright
|
|
|
|
# notice, this list of conditions and the following disclaimer in the
|
|
|
|
# documentation and/or other materials provided with the distribution;
|
|
|
|
# neither the name of the copyright holders nor the names of its
|
|
|
|
# contributors may be used to endorse or promote products derived from
|
|
|
|
# this software without specific prior written permission.
|
|
|
|
#
|
|
|
|
# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
|
|
# "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
|
|
# LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
|
|
|
|
# A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
|
|
|
|
# OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
|
|
|
|
# SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
|
|
|
|
# LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
|
|
# DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
|
|
# THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
|
|
# (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
|
|
|
# OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
|
|
#
|
|
|
|
# Authors: Ron Dreslinski
|
|
|
|
# Brad Beckmann
|
|
|
|
|
|
|
|
import m5
|
|
|
|
from m5.objects import *
|
|
|
|
from m5.defines import buildEnv
|
|
|
|
from m5.util import addToPath
|
|
|
|
import os, optparse, sys
|
|
|
|
addToPath('../common')
|
2010-01-30 05:29:20 +01:00
|
|
|
addToPath('../ruby')
|
|
|
|
|
|
|
|
import Ruby
|
|
|
|
|
|
|
|
if buildEnv['FULL_SYSTEM']:
|
|
|
|
panic("This script requires system-emulation mode (*_SE).")
|
|
|
|
|
|
|
|
# Get paths we might need. It's expected this file is in m5/configs/example.
|
|
|
|
config_path = os.path.dirname(os.path.abspath(__file__))
|
|
|
|
config_root = os.path.dirname(config_path)
|
|
|
|
m5_root = os.path.dirname(config_root)
|
2009-11-18 22:55:57 +01:00
|
|
|
|
|
|
|
parser = optparse.OptionParser()
|
|
|
|
|
|
|
|
parser.add_option("-l", "--maxloads", metavar="N", default=0,
|
|
|
|
help="Stop after N loads")
|
|
|
|
parser.add_option("--progress", type="int", default=1000,
|
|
|
|
metavar="NLOADS",
|
|
|
|
help="Progress message interval "
|
|
|
|
"[default: %default]")
|
2010-08-20 20:46:12 +02:00
|
|
|
parser.add_option("--num-dmas", type="int", default=0, help="# of dma testers")
|
2009-11-18 22:55:57 +01:00
|
|
|
|
2010-01-30 05:29:33 +01:00
|
|
|
#
|
2010-08-20 20:44:09 +02:00
|
|
|
# Add the ruby specific and protocol specific options
|
2010-01-30 05:29:33 +01:00
|
|
|
#
|
2010-08-20 20:44:09 +02:00
|
|
|
Ruby.define_options(parser)
|
2010-01-30 05:29:33 +01:00
|
|
|
|
2010-01-30 05:29:20 +01:00
|
|
|
execfile(os.path.join(config_root, "common", "Options.py"))
|
|
|
|
|
2009-11-18 22:55:57 +01:00
|
|
|
(options, args) = parser.parse_args()
|
|
|
|
|
2010-08-20 20:44:09 +02:00
|
|
|
#
|
|
|
|
# Set the default cache size and associativity to be very small to encourage
|
|
|
|
# races between requests and writebacks.
|
|
|
|
#
|
|
|
|
options.l1d_size="256B"
|
|
|
|
options.l1i_size="256B"
|
|
|
|
options.l2_size="512B"
|
|
|
|
options.l3_size="1kB"
|
|
|
|
options.l1d_assoc=2
|
|
|
|
options.l1i_assoc=2
|
|
|
|
options.l2_assoc=2
|
|
|
|
options.l3_assoc=2
|
|
|
|
|
2009-11-18 22:55:57 +01:00
|
|
|
if args:
|
|
|
|
print "Error: script doesn't take any positional arguments"
|
|
|
|
sys.exit(1)
|
|
|
|
|
|
|
|
block_size = 64
|
|
|
|
|
2010-01-30 05:29:20 +01:00
|
|
|
if options.num_cpus > block_size:
|
2009-11-18 22:55:57 +01:00
|
|
|
print "Error: Number of testers %d limited to %d because of false sharing" \
|
2010-01-30 05:29:20 +01:00
|
|
|
% (options.num_cpus, block_size)
|
2009-11-18 22:55:57 +01:00
|
|
|
sys.exit(1)
|
|
|
|
|
2010-08-20 20:46:12 +02:00
|
|
|
#
|
|
|
|
# Currently ruby does not support atomic, functional, or uncacheable accesses
|
|
|
|
#
|
|
|
|
cpus = [ MemTest(atomic = False, \
|
|
|
|
max_loads = options.maxloads, \
|
|
|
|
issue_dmas = False, \
|
|
|
|
percent_functional = 0, \
|
|
|
|
percent_uncacheable = 0, \
|
|
|
|
progress_interval = options.progress) \
|
2010-01-30 05:29:20 +01:00
|
|
|
for i in xrange(options.num_cpus) ]
|
2009-11-18 22:55:57 +01:00
|
|
|
|
2010-01-30 05:29:17 +01:00
|
|
|
system = System(cpu = cpus,
|
|
|
|
funcmem = PhysicalMemory(),
|
|
|
|
physmem = PhysicalMemory())
|
|
|
|
|
2010-08-20 20:46:12 +02:00
|
|
|
system.dmas = [ MemTest(atomic = False, \
|
|
|
|
max_loads = options.maxloads, \
|
|
|
|
issue_dmas = True, \
|
|
|
|
percent_functional = 0, \
|
|
|
|
percent_uncacheable = 0, \
|
|
|
|
progress_interval = options.progress) \
|
|
|
|
for i in xrange(options.num_dmas) ]
|
|
|
|
|
|
|
|
system.ruby = Ruby.create_system(options, \
|
|
|
|
system.physmem, \
|
|
|
|
dma_devices = system.dmas)
|
2010-01-30 05:29:17 +01:00
|
|
|
|
2010-08-20 20:46:12 +02:00
|
|
|
#
|
|
|
|
# The tester is most effective when randomization is turned on and
|
|
|
|
# artifical delay is randomly inserted on messages
|
|
|
|
#
|
|
|
|
system.ruby.randomization = True
|
|
|
|
|
2010-01-30 05:29:20 +01:00
|
|
|
assert(len(cpus) == len(system.ruby.cpu_ruby_ports))
|
2010-01-30 05:29:17 +01:00
|
|
|
|
2010-01-30 05:29:18 +01:00
|
|
|
for (i, cpu) in enumerate(cpus):
|
2010-01-30 05:29:19 +01:00
|
|
|
#
|
2010-08-20 20:46:12 +02:00
|
|
|
# Tie the cpu memtester ports to the correct system ports
|
2010-01-30 05:29:19 +01:00
|
|
|
#
|
2010-01-30 05:29:20 +01:00
|
|
|
cpu.test = system.ruby.cpu_ruby_ports[i].port
|
2010-01-30 05:29:19 +01:00
|
|
|
cpu.functional = system.funcmem.port
|
2009-11-18 22:55:57 +01:00
|
|
|
|
2010-08-20 20:46:12 +02:00
|
|
|
for (i, dma) in enumerate(system.dmas):
|
|
|
|
#
|
|
|
|
# Tie the dma memtester ports to the correct functional port
|
|
|
|
# Note that the test port has already been connected to the dma_sequencer
|
|
|
|
#
|
|
|
|
dma.functional = system.funcmem.port
|
|
|
|
|
2009-11-18 22:55:57 +01:00
|
|
|
# -----------------------
|
|
|
|
# run simulation
|
|
|
|
# -----------------------
|
|
|
|
|
|
|
|
root = Root( system = system )
|
2010-08-20 20:46:12 +02:00
|
|
|
root.system.mem_mode = 'timing'
|
2009-11-18 22:55:57 +01:00
|
|
|
|
|
|
|
# Not much point in this being higher than the L1 latency
|
|
|
|
m5.ticks.setGlobalFrequency('1ns')
|
|
|
|
|
|
|
|
# instantiate configuration
|
2010-08-17 14:06:22 +02:00
|
|
|
m5.instantiate()
|
2009-11-18 22:55:57 +01:00
|
|
|
|
|
|
|
# simulate until program terminates
|
|
|
|
exit_event = m5.simulate(options.maxtick)
|
|
|
|
|
|
|
|
print 'Exiting @ tick', m5.curTick(), 'because', exit_event.getCause()
|