gem5/src/mem/protocol/MOESI_AMD_Base.slicc

7 lines
206 B
Plaintext
Raw Normal View History

2016-01-19 20:28:22 +01:00
protocol "MOESI_AMD_Base";
include "RubySlicc_interfaces.slicc";
include "MOESI_AMD_Base-msg.sm";
include "MOESI_AMD_Base-CorePair.sm";
include "MOESI_AMD_Base-L3cache.sm";
include "MOESI_AMD_Base-dir.sm";