2005-01-15 10:12:25 +01:00
|
|
|
simobj BaseCPU(SimObject):
|
2005-02-03 03:13:01 +01:00
|
|
|
type = 'BaseCPU'
|
2005-01-15 10:12:25 +01:00
|
|
|
abstract = True
|
|
|
|
icache = Param.BaseMem(NULL, "L1 instruction cache object")
|
|
|
|
dcache = Param.BaseMem(NULL, "L1 data cache object")
|
|
|
|
|
2005-03-14 13:46:26 +01:00
|
|
|
if build_env['FULL_SYSTEM']:
|
2005-03-09 20:42:30 +01:00
|
|
|
dtb = Param.AlphaDTB("Data TLB")
|
|
|
|
itb = Param.AlphaITB("Instruction TLB")
|
|
|
|
mem = Param.FunctionalMemory("memory")
|
|
|
|
system = Param.BaseSystem(Super, "system object")
|
|
|
|
else:
|
|
|
|
workload = VectorParam.Process("processes to run")
|
2005-01-15 10:12:25 +01:00
|
|
|
|
|
|
|
max_insts_all_threads = Param.Counter(0,
|
|
|
|
"terminate when all threads have reached this inst count")
|
|
|
|
max_insts_any_thread = Param.Counter(0,
|
|
|
|
"terminate when any thread reaches this inst count")
|
|
|
|
max_loads_all_threads = Param.Counter(0,
|
|
|
|
"terminate when all threads have reached this load count")
|
|
|
|
max_loads_any_thread = Param.Counter(0,
|
|
|
|
"terminate when any thread reaches this load count")
|
|
|
|
|
2005-02-03 23:04:54 +01:00
|
|
|
defer_registration = Param.Bool(False,
|
2005-01-15 10:12:25 +01:00
|
|
|
"defer registration with system (for sampling)")
|