sanchayanmaity/xv6-cs450
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity

oops - wrong bit (vic zandy)

Browse source
This commit is contained in:
rsc 2007-12-20 18:27:07 +00:00
parent c2258bf4d2
commit eadbd55af2
1 changed files with 1 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
ioapic.c
View file

@ -17,7 +17,7 @@
// The first (low) register in a pair contains configuration bits. // The first (low) register in a pair contains configuration bits.
// The second (high) register contains a bitmask telling which // The second (high) register contains a bitmask telling which
// CPUs can serve that interrupt. // CPUs can serve that interrupt.
#define INT_DISABLED 0x00100000 // Interrupt disabled #define INT_DISABLED 0x00010000 // Interrupt disabled
#define INT_LEVEL 0x00008000 // Level-triggered (vs edge-) #define INT_LEVEL 0x00008000 // Level-triggered (vs edge-)
#define INT_ACTIVELOW 0x00002000 // Active low (vs high) #define INT_ACTIVELOW 0x00002000 // Active low (vs high)
#define INT_LOGICAL 0x00000800 // Destination is CPU id (vs APIC ID) #define INT_LOGICAL 0x00000800 // Destination is CPU id (vs APIC ID)