c97a47f54e
Indent the omap bsd code using indent with the following settings in indent.pro. -bap -br -ce -ci4 -cli0 -d0 -di0 -i8 -ip4 -l79 -nbc -ncdb -ndj -nfc1 -nlp -npcs -psl -sc -sob -fca -l79 -lc79 Change-Id: I09e7de9ad4b33f78bff96e3de4470f1c5ba854ce
72 lines
1.5 KiB
C
72 lines
1.5 KiB
C
#include <sys/types.h>
|
|
#include <machine/cpu.h>
|
|
#include <minix/type.h>
|
|
#include <minix/board.h>
|
|
#include <io.h>
|
|
|
|
#include "kernel/kernel.h"
|
|
#include "kernel/proc.h"
|
|
#include "kernel/vm.h"
|
|
#include "kernel/proto.h"
|
|
#include "arch_proto.h"
|
|
#include "hw_intr.h"
|
|
|
|
#include "omap_intr_registers.h"
|
|
static struct omap_intr
|
|
{
|
|
vir_bytes base;
|
|
int size;
|
|
} omap_intr;
|
|
|
|
static kern_phys_map intr_phys_map;
|
|
|
|
int
|
|
intr_init(const int auto_eoi)
|
|
{
|
|
if (BOARD_IS_BBXM(machine.board_id)) {
|
|
omap_intr.base = OMAP3_DM37XX_INTR_BASE;
|
|
} else if (BOARD_IS_BB(machine.board_id)) {
|
|
omap_intr.base = OMAP3_AM335X_INTR_BASE;
|
|
} else {
|
|
panic
|
|
("Can not do the interrupt setup. machine (0x%08x) is unknown\n",
|
|
machine.board_id);
|
|
};
|
|
omap_intr.size = 0x1000; /* 4K */
|
|
|
|
kern_phys_map_ptr(omap_intr.base, omap_intr.size,
|
|
&intr_phys_map, (vir_bytes) & omap_intr.base);
|
|
return 0;
|
|
}
|
|
|
|
void
|
|
bsp_irq_handle(void)
|
|
{
|
|
/* Function called from assembly to handle interrupts */
|
|
|
|
/* get irq */
|
|
int irq =
|
|
mmio_read(omap_intr.base +
|
|
OMAP3_INTCPS_SIR_IRQ) & OMAP3_INTR_ACTIVEIRQ_MASK;
|
|
/* handle irq */
|
|
irq_handle(irq);
|
|
/* re-enable. this should not trigger interrupts due to current cpsr
|
|
* state */
|
|
mmio_write(omap_intr.base + OMAP3_INTCPS_CONTROL,
|
|
OMAP3_INTR_NEWIRQAGR);
|
|
}
|
|
|
|
void
|
|
bsp_irq_unmask(int irq)
|
|
{
|
|
mmio_write(OMAP3_INTR_MIR_CLEAR(omap_intr.base, irq >> 5),
|
|
1 << (irq & 0x1f));
|
|
}
|
|
|
|
void
|
|
bsp_irq_mask(const int irq)
|
|
{
|
|
mmio_write(OMAP3_INTR_MIR_SET(omap_intr.base, irq >> 5),
|
|
1 << (irq & 0x1f));
|
|
}
|