67 lines
2.5 KiB
ArmAsm
67 lines
2.5 KiB
ArmAsm
/* $NetBSD: membar_ops.S,v 1.4 2013/11/08 22:42:52 matt Exp $ */
|
|
/*-
|
|
* Copyright (c) 2008 The NetBSD Foundation, Inc.
|
|
* All rights reserved.
|
|
*
|
|
* This code is derived from software contributed to The NetBSD Foundation
|
|
* by Matt Thomas <matt@3am-software.com>
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions
|
|
* are met:
|
|
* 1. Redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer.
|
|
* 2. Redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
* documentation and/or other materials provided with the distribution.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS
|
|
* ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED
|
|
* TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
|
|
* PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS
|
|
* BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
|
|
* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
|
|
* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
|
|
* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
|
|
* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
|
|
* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
|
|
* POSSIBILITY OF SUCH DAMAGE.
|
|
*/
|
|
|
|
#include "atomic_op_asm.h"
|
|
|
|
#ifdef _ARM_ARCH_6
|
|
|
|
ENTRY_NP(_membar_producer)
|
|
#ifdef _ARM_ARCH_7
|
|
dsb
|
|
#else
|
|
mcr p15, 0, r0, c7, c10, 4 /* Data Synchronization Barrier */
|
|
#endif
|
|
RET
|
|
END(_membar_producer)
|
|
ATOMIC_OP_ALIAS(membar_producer,_membar_producer)
|
|
ATOMIC_OP_ALIAS(membar_write,_membar_producer)
|
|
STRONG_ALIAS(_membar_write,_membar_producer)
|
|
|
|
ENTRY_NP(_membar_sync)
|
|
#ifdef _ARM_ARCH_7
|
|
dmb
|
|
#else
|
|
mcr p15, 0, r0, c7, c10, 5 /* Data Memory Barrier */
|
|
#endif
|
|
RET
|
|
END(_membar_sync)
|
|
ATOMIC_OP_ALIAS(membar_sync,_membar_sync)
|
|
ATOMIC_OP_ALIAS(membar_enter,_membar_sync)
|
|
ATOMIC_OP_ALIAS(membar_exit,_membar_sync)
|
|
ATOMIC_OP_ALIAS(membar_consumer,_membar_sync)
|
|
ATOMIC_OP_ALIAS(membar_read,_membar_sync)
|
|
STRONG_ALIAS(__sync_synchronize,_membar_sync)
|
|
STRONG_ALIAS(_membar_enter,_membar_sync)
|
|
STRONG_ALIAS(_membar_exit,_membar_sync)
|
|
STRONG_ALIAS(_membar_consumer,_membar_sync)
|
|
STRONG_ALIAS(_membar_read,_membar_sync)
|
|
|
|
#endif /* _ARM_ARCH_6 */
|