Disabled pci_intel_ctrl.
This commit is contained in:
parent
69bd34a076
commit
a40988a29f
|
@ -555,8 +555,7 @@ PRIVATE void pci_intel_init()
|
||||||
/* Try to detect a know PCI controller. Read the Vendor ID and
|
/* Try to detect a know PCI controller. Read the Vendor ID and
|
||||||
* the Device ID for function 0 of device 0.
|
* the Device ID for function 0 of device 0.
|
||||||
* Two times the value 0xffff suggests a system without a (compatible)
|
* Two times the value 0xffff suggests a system without a (compatible)
|
||||||
* PCI controller. Only controllers with values listed in the table
|
* PCI controller.
|
||||||
* pci_intel_ctrl are actually used.
|
|
||||||
*/
|
*/
|
||||||
u32_t bus, dev, func;
|
u32_t bus, dev, func;
|
||||||
u16_t vid, did;
|
u16_t vid, did;
|
||||||
|
@ -579,6 +578,7 @@ PRIVATE void pci_intel_init()
|
||||||
if (vid == 0xffff && did == 0xffff)
|
if (vid == 0xffff && did == 0xffff)
|
||||||
return; /* Nothing here */
|
return; /* Nothing here */
|
||||||
|
|
||||||
|
#if 0
|
||||||
for (i= 0; pci_intel_ctrl[i].vid; i++)
|
for (i= 0; pci_intel_ctrl[i].vid; i++)
|
||||||
{
|
{
|
||||||
if (pci_intel_ctrl[i].vid == vid &&
|
if (pci_intel_ctrl[i].vid == vid &&
|
||||||
|
@ -594,6 +594,7 @@ PRIVATE void pci_intel_init()
|
||||||
"\tvendor %04X (%s), device %04X\n",
|
"\tvendor %04X (%s), device %04X\n",
|
||||||
vid, pci_vid_name(vid), did);
|
vid, pci_vid_name(vid), did);
|
||||||
}
|
}
|
||||||
|
#endif
|
||||||
|
|
||||||
if (nr_pcibus >= NR_PCIBUS)
|
if (nr_pcibus >= NR_PCIBUS)
|
||||||
panic("PCI","too many PCI busses", nr_pcibus);
|
panic("PCI","too many PCI busses", nr_pcibus);
|
||||||
|
|
|
@ -75,7 +75,9 @@ extern struct pci_vendor pci_vendor_table[];
|
||||||
extern struct pci_device pci_device_table[];
|
extern struct pci_device pci_device_table[];
|
||||||
extern struct pci_baseclass pci_baseclass_table[];
|
extern struct pci_baseclass pci_baseclass_table[];
|
||||||
extern struct pci_subclass pci_subclass_table[];
|
extern struct pci_subclass pci_subclass_table[];
|
||||||
|
#if 0
|
||||||
extern struct pci_intel_ctrl pci_intel_ctrl[];
|
extern struct pci_intel_ctrl pci_intel_ctrl[];
|
||||||
|
#endif
|
||||||
extern struct pci_isabridge pci_isabridge[];
|
extern struct pci_isabridge pci_isabridge[];
|
||||||
extern struct pci_pcibridge pci_pcibridge[];
|
extern struct pci_pcibridge pci_pcibridge[];
|
||||||
|
|
||||||
|
|
|
@ -233,6 +233,7 @@ struct pci_subclass pci_subclass_table[]=
|
||||||
{ 0x00, 0x00, 0x00, NULL }
|
{ 0x00, 0x00, 0x00, NULL }
|
||||||
};
|
};
|
||||||
|
|
||||||
|
#if 0
|
||||||
struct pci_intel_ctrl pci_intel_ctrl[]=
|
struct pci_intel_ctrl pci_intel_ctrl[]=
|
||||||
{
|
{
|
||||||
{ 0x1022, 0x700C, }, /* AMD-762 */
|
{ 0x1022, 0x700C, }, /* AMD-762 */
|
||||||
|
@ -256,6 +257,7 @@ struct pci_intel_ctrl pci_intel_ctrl[]=
|
||||||
{ 0x8086, 0x7192, }, /* Intel 82443BX - AGP disabled */
|
{ 0x8086, 0x7192, }, /* Intel 82443BX - AGP disabled */
|
||||||
{ 0x0000, 0x0000, },
|
{ 0x0000, 0x0000, },
|
||||||
};
|
};
|
||||||
|
#endif
|
||||||
|
|
||||||
struct pci_isabridge pci_isabridge[]=
|
struct pci_isabridge pci_isabridge[]=
|
||||||
{
|
{
|
||||||
|
|
Loading…
Reference in a new issue