82 lines
3 KiB
C
82 lines
3 KiB
C
|
/* $NetBSD: cputypes.h,v 1.3 2011/01/27 18:44:40 bouyer Exp $ */
|
||
|
|
||
|
/*
|
||
|
* Copyright (c) 1993 Christopher G. Demetriou
|
||
|
* All rights reserved.
|
||
|
*
|
||
|
* Redistribution and use in source and binary forms, with or without
|
||
|
* modification, are permitted provided that the following conditions
|
||
|
* are met:
|
||
|
* 1. Redistributions of source code must retain the above copyright
|
||
|
* notice, this list of conditions and the following disclaimer.
|
||
|
* 2. Redistributions in binary form must reproduce the above copyright
|
||
|
* notice, this list of conditions and the following disclaimer in the
|
||
|
* documentation and/or other materials provided with the distribution.
|
||
|
* 3. The name of the author may not be used to endorse or promote products
|
||
|
* derived from this software without specific prior written permission
|
||
|
*
|
||
|
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
|
||
|
* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
|
||
|
* OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
|
||
|
* IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
|
||
|
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
|
||
|
* NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
||
|
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
||
|
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
||
|
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
|
||
|
* THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
||
|
*/
|
||
|
|
||
|
/*
|
||
|
* Classes of Processor. CPU identification code depends on
|
||
|
* this starting at 0, and having an increment of one.
|
||
|
*/
|
||
|
|
||
|
#define CPUCLASS_386 0
|
||
|
#define CPUCLASS_486 1
|
||
|
#define CPUCLASS_586 2
|
||
|
#define CPUCLASS_686 3
|
||
|
|
||
|
/*
|
||
|
* Kinds of Processor. Only the first 7 are used, as they are processors
|
||
|
* that might not have a cpuid instruction.
|
||
|
*/
|
||
|
|
||
|
#define CPU_386SX 0 /* Intel 80386SX */
|
||
|
#define CPU_386 1 /* Intel 80386DX */
|
||
|
#define CPU_486SX 2 /* Intel 80486SX */
|
||
|
#define CPU_486 3 /* Intel 80486DX */
|
||
|
#define CPU_486DLC 4 /* Cyrix 486DLC */
|
||
|
#define CPU_6x86 5 /* Cyrix/IBM 6x86 */
|
||
|
#define CPU_NX586 6 /* NexGen 586 */
|
||
|
#define CPU_586 7 /* Intel P.....m (I hate lawyers; it's TM) */
|
||
|
#define CPU_AM586 8 /* AMD Am486 and Am5x86 */
|
||
|
#define CPU_K5 9 /* AMD K5 */
|
||
|
#define CPU_K6 10 /* NexGen 686 aka AMD K6 */
|
||
|
#define CPU_686 11 /* Intel Pentium Pro */
|
||
|
#define CPU_C6 12 /* IDT WinChip C6 */
|
||
|
#define CPU_TMX86 13 /* Transmeta TMx86 */
|
||
|
|
||
|
/*
|
||
|
* CPU vendors
|
||
|
*/
|
||
|
|
||
|
#define CPUVENDOR_UNKNOWN 0
|
||
|
#define CPUVENDOR_INTEL 1
|
||
|
#define CPUVENDOR_CYRIX 2
|
||
|
#define CPUVENDOR_NEXGEN 3
|
||
|
#define CPUVENDOR_AMD 4
|
||
|
#define CPUVENDOR_IDT 5
|
||
|
#define CPUVENDOR_TRANSMETA 6
|
||
|
#define CPUVENDOR_VORTEX86 7
|
||
|
|
||
|
/*
|
||
|
* Some other defines, dealing with values returned by cpuid.
|
||
|
*/
|
||
|
|
||
|
#define CPU_MAXMODEL 15 /* Models within family range 0-15 */
|
||
|
#define CPU_DEFMODEL 16 /* Value for unknown model -> default */
|
||
|
#define CPU_MINFAMILY 4 /* Lowest that cpuid can return (486) */
|
||
|
#define CPU_MAXFAMILY 7 /* Highest consecutive # we know (fake P4) */
|
||
|
#define CPU_FAMILY_P4 15 /* Family number for Pentium 4 */
|