558cc7f775
arch/alpha/types.hh:
Moved the DependenceTags enum from types to constants.
arch/sparc/faults.cc:
arch/sparc/faults.hh:
Corrected a misspelling of PriviledgeOpcode and PrivilegedAction.
arch/sparc/isa/formats.isa:
Fixups towards compiling. Added a few additional instruction formats.
--HG--
extra : convert_revision : 4c5506877b71b8a5c8c45db41192cf759cdac374
62 lines
1.7 KiB
Text
62 lines
1.7 KiB
Text
////////////////////////////////////////////////////////////////////
|
|
//
|
|
// Mem instructions
|
|
//
|
|
|
|
output header {{
|
|
/**
|
|
* Base class for integer operations.
|
|
*/
|
|
class Mem : public SparcStaticInst
|
|
{
|
|
protected:
|
|
|
|
// Constructor
|
|
Mem(const char *mnem, ExtMachInst _machInst, OpClass __opClass) :
|
|
SparcStaticInst(mnem, _machInst, __opClass)
|
|
{
|
|
}
|
|
|
|
std::string generateDisassembly(Addr pc,
|
|
const SymbolTable *symtab) const;
|
|
};
|
|
}};
|
|
|
|
output decoder {{
|
|
std::string Mem::generateDisassembly(Addr pc, const SymbolTable *symtab) const
|
|
{
|
|
return "Memory instruction\n";
|
|
}
|
|
}};
|
|
|
|
def template MemExecute {{
|
|
Fault %(class_name)s::execute(%(CPU_exec_context)s *xc,
|
|
Trace::InstRecord *traceData) const
|
|
{
|
|
Fault fault = NoFault;
|
|
%(op_decl)s;
|
|
%(op_rd)s;
|
|
ea_code
|
|
%(code)s;
|
|
|
|
if(fault == NoFault)
|
|
{
|
|
//Write the resulting state to the execution context
|
|
%(op_wb)s;
|
|
}
|
|
|
|
return fault;
|
|
}
|
|
}};
|
|
|
|
// Primary format for integer operate instructions:
|
|
def format Mem(code, *opt_flags) {{
|
|
orig_code = code
|
|
cblk = CodeBlock(code)
|
|
iop = InstObjParams(name, Name, 'SparcStaticInst', cblk, opt_flags)
|
|
header_output = BasicDeclare.subst(iop)
|
|
decoder_output = BasicConstructor.subst(iop)
|
|
decode_block = BasicDecode.subst(iop)
|
|
exec_output = MemExecute.subst(iop)
|
|
exec_output.replace('ea_code', 'EA = I ? (R1 + SIMM13) : R1 + R2;');
|
|
}};
|