8291d9db0a
Since the early days of M5, an event needed to know which event queue it was on, and that data was required at the time of construction of the event object. In the future parallelized M5, this sort of requirement does not work well since the proper event queue will not always be known at the time of construction of an event. Now, events are created, and the EventQueue itself has the schedule function, e.g. eventq->schedule(event, when). To simplify the syntax, I created a class called EventManager which holds a pointer to an EventQueue and provides the schedule interface that is a proxy for the EventQueue. The intent is that objects that frequently schedule events can be derived from EventManager and then they have the schedule interface. SimObject and Port are examples of objects that will become EventManagers. The end result is that any SimObject can just call schedule(event, when) and it will just call that SimObject's eventq->schedule function. Of course, some objects may have more than one EventQueue, so this interface might not be perfect for those, but they should be relatively few.
275 lines
6.2 KiB
C++
275 lines
6.2 KiB
C++
/*
|
|
* Copyright (c) 2001-2005 The Regents of The University of Michigan
|
|
* All rights reserved.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions are
|
|
* met: redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer;
|
|
* redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
* documentation and/or other materials provided with the distribution;
|
|
* neither the name of the copyright holders nor the names of its
|
|
* contributors may be used to endorse or promote products derived from
|
|
* this software without specific prior written permission.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
|
|
* A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
|
|
* OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
|
|
* SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
|
|
* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
|
* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
*
|
|
* Authors: Steve Reinhardt
|
|
* Nathan Binkert
|
|
*/
|
|
|
|
#include <assert.h>
|
|
|
|
#include "base/callback.hh"
|
|
#include "base/inifile.hh"
|
|
#include "base/match.hh"
|
|
#include "base/misc.hh"
|
|
#include "base/trace.hh"
|
|
#include "base/stats/events.hh"
|
|
#include "sim/host.hh"
|
|
#include "sim/sim_object.hh"
|
|
#include "sim/stats.hh"
|
|
|
|
using namespace std;
|
|
|
|
|
|
////////////////////////////////////////////////////////////////////////
|
|
//
|
|
// SimObject member definitions
|
|
//
|
|
////////////////////////////////////////////////////////////////////////
|
|
|
|
//
|
|
// static list of all SimObjects, used for initialization etc.
|
|
//
|
|
SimObject::SimObjectList SimObject::simObjectList;
|
|
|
|
//
|
|
// SimObject constructor: used to maintain static simObjectList
|
|
//
|
|
SimObject::SimObject(const Params *p)
|
|
: EventManager(p->eventq), _params(p)
|
|
{
|
|
#ifdef DEBUG
|
|
doDebugBreak = false;
|
|
#endif
|
|
|
|
simObjectList.push_back(this);
|
|
state = Running;
|
|
}
|
|
|
|
void
|
|
SimObject::init()
|
|
{
|
|
}
|
|
|
|
//
|
|
// no default statistics, so nothing to do in base implementation
|
|
//
|
|
void
|
|
SimObject::regStats()
|
|
{
|
|
}
|
|
|
|
void
|
|
SimObject::regFormulas()
|
|
{
|
|
}
|
|
|
|
void
|
|
SimObject::resetStats()
|
|
{
|
|
}
|
|
|
|
//
|
|
// static function:
|
|
// call regStats() on all SimObjects and then regFormulas() on all
|
|
// SimObjects.
|
|
//
|
|
struct SimObjectResetCB : public Callback
|
|
{
|
|
virtual void process() { SimObject::resetAllStats(); }
|
|
};
|
|
|
|
namespace {
|
|
static SimObjectResetCB StatResetCB;
|
|
}
|
|
|
|
void
|
|
SimObject::regAllStats()
|
|
{
|
|
SimObjectList::iterator i;
|
|
SimObjectList::iterator end = simObjectList.end();
|
|
|
|
/**
|
|
* @todo change cprintfs to DPRINTFs
|
|
*/
|
|
for (i = simObjectList.begin(); i != end; ++i) {
|
|
#ifdef STAT_DEBUG
|
|
cprintf("registering stats for %s\n", (*i)->name());
|
|
#endif
|
|
(*i)->regStats();
|
|
}
|
|
|
|
for (i = simObjectList.begin(); i != end; ++i) {
|
|
#ifdef STAT_DEBUG
|
|
cprintf("registering formulas for %s\n", (*i)->name());
|
|
#endif
|
|
(*i)->regFormulas();
|
|
}
|
|
|
|
Stats::registerResetCallback(&StatResetCB);
|
|
}
|
|
|
|
//
|
|
// static function: call init() on all SimObjects.
|
|
//
|
|
void
|
|
SimObject::initAll()
|
|
{
|
|
SimObjectList::iterator i = simObjectList.begin();
|
|
SimObjectList::iterator end = simObjectList.end();
|
|
|
|
for (; i != end; ++i) {
|
|
SimObject *obj = *i;
|
|
obj->init();
|
|
}
|
|
}
|
|
|
|
//
|
|
// static function: call resetStats() on all SimObjects.
|
|
//
|
|
void
|
|
SimObject::resetAllStats()
|
|
{
|
|
SimObjectList::iterator i = simObjectList.begin();
|
|
SimObjectList::iterator end = simObjectList.end();
|
|
|
|
for (; i != end; ++i) {
|
|
SimObject *obj = *i;
|
|
obj->resetStats();
|
|
}
|
|
}
|
|
|
|
//
|
|
// static function: serialize all SimObjects.
|
|
//
|
|
void
|
|
SimObject::serializeAll(ostream &os)
|
|
{
|
|
SimObjectList::reverse_iterator ri = simObjectList.rbegin();
|
|
SimObjectList::reverse_iterator rend = simObjectList.rend();
|
|
|
|
for (; ri != rend; ++ri) {
|
|
SimObject *obj = *ri;
|
|
obj->nameOut(os);
|
|
obj->serialize(os);
|
|
}
|
|
}
|
|
|
|
void
|
|
SimObject::unserializeAll(Checkpoint *cp)
|
|
{
|
|
SimObjectList::reverse_iterator ri = simObjectList.rbegin();
|
|
SimObjectList::reverse_iterator rend = simObjectList.rend();
|
|
|
|
for (; ri != rend; ++ri) {
|
|
SimObject *obj = *ri;
|
|
DPRINTFR(Config, "Unserializing '%s'\n",
|
|
obj->name());
|
|
if(cp->sectionExists(obj->name()))
|
|
obj->unserialize(cp, obj->name());
|
|
else
|
|
warn("Not unserializing '%s': no section found in checkpoint.\n",
|
|
obj->name());
|
|
}
|
|
}
|
|
|
|
#ifdef DEBUG
|
|
//
|
|
// static function: flag which objects should have the debugger break
|
|
//
|
|
void
|
|
SimObject::debugObjectBreak(const string &objs)
|
|
{
|
|
SimObjectList::const_iterator i = simObjectList.begin();
|
|
SimObjectList::const_iterator end = simObjectList.end();
|
|
|
|
ObjectMatch match(objs);
|
|
for (; i != end; ++i) {
|
|
SimObject *obj = *i;
|
|
obj->doDebugBreak = match.match(obj->name());
|
|
}
|
|
}
|
|
|
|
void
|
|
debugObjectBreak(const char *objs)
|
|
{
|
|
SimObject::debugObjectBreak(string(objs));
|
|
}
|
|
#endif
|
|
|
|
void
|
|
SimObject::recordEvent(const std::string &stat)
|
|
{
|
|
Stats::recordEvent(stat);
|
|
}
|
|
|
|
unsigned int
|
|
SimObject::drain(Event *drain_event)
|
|
{
|
|
state = Drained;
|
|
return 0;
|
|
}
|
|
|
|
void
|
|
SimObject::resume()
|
|
{
|
|
state = Running;
|
|
}
|
|
|
|
void
|
|
SimObject::setMemoryMode(State new_mode)
|
|
{
|
|
panic("setMemoryMode() should only be called on systems");
|
|
}
|
|
|
|
void
|
|
SimObject::switchOut()
|
|
{
|
|
panic("Unimplemented!");
|
|
}
|
|
|
|
void
|
|
SimObject::takeOverFrom(BaseCPU *cpu)
|
|
{
|
|
panic("Unimplemented!");
|
|
}
|
|
|
|
|
|
SimObject *
|
|
SimObject::find(const char *name)
|
|
{
|
|
SimObjectList::const_iterator i = simObjectList.begin();
|
|
SimObjectList::const_iterator end = simObjectList.end();
|
|
|
|
for (; i != end; ++i) {
|
|
SimObject *obj = *i;
|
|
if (obj->name() == name)
|
|
return obj;
|
|
}
|
|
|
|
return NULL;
|
|
}
|