551ba56ae2
RangeSize as a function takes a start address, and a SIZE, and will make the range (start, start+size-1) for you.
src/cpu/memtest/memtest.hh:
src/cpu/o3/fetch.hh:
src/cpu/o3/lsq.hh:
src/cpu/ozone/front_end.hh:
src/cpu/ozone/lw_lsq.hh:
src/cpu/simple/atomic.hh:
src/cpu/simple/timing.hh:
Fix RangeSize arguments
src/dev/alpha/tsunami_cchip.cc:
src/dev/alpha/tsunami_io.cc:
src/dev/alpha/tsunami_pchip.cc:
src/dev/baddev.cc:
pioSize indicates SIZE, not a mask
--HG--
extra : convert_revision : d385521fcfe58f8dffc8622260937e668a47a948
146 lines
3.9 KiB
C++
146 lines
3.9 KiB
C++
/*
|
|
* Copyright (c) 2002-2005 The Regents of The University of Michigan
|
|
* All rights reserved.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions are
|
|
* met: redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer;
|
|
* redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
* documentation and/or other materials provided with the distribution;
|
|
* neither the name of the copyright holders nor the names of its
|
|
* contributors may be used to endorse or promote products derived from
|
|
* this software without specific prior written permission.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
|
|
* A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
|
|
* OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
|
|
* SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
|
|
* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
|
* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
*
|
|
* Authors: Steve Reinhardt
|
|
*/
|
|
|
|
#ifndef __CPU_SIMPLE_ATOMIC_HH__
|
|
#define __CPU_SIMPLE_ATOMIC_HH__
|
|
|
|
#include "cpu/simple/base.hh"
|
|
|
|
class AtomicSimpleCPU : public BaseSimpleCPU
|
|
{
|
|
public:
|
|
|
|
struct Params : public BaseSimpleCPU::Params {
|
|
int width;
|
|
bool simulate_stalls;
|
|
};
|
|
|
|
AtomicSimpleCPU(Params *params);
|
|
virtual ~AtomicSimpleCPU();
|
|
|
|
virtual void init();
|
|
|
|
public:
|
|
//
|
|
enum Status {
|
|
Running,
|
|
Idle,
|
|
SwitchedOut
|
|
};
|
|
|
|
protected:
|
|
Status _status;
|
|
|
|
Status status() const { return _status; }
|
|
|
|
private:
|
|
|
|
struct TickEvent : public Event
|
|
{
|
|
AtomicSimpleCPU *cpu;
|
|
|
|
TickEvent(AtomicSimpleCPU *c);
|
|
void process();
|
|
const char *description();
|
|
};
|
|
|
|
TickEvent tickEvent;
|
|
|
|
const int width;
|
|
const bool simulate_stalls;
|
|
|
|
// main simulation loop (one cycle)
|
|
void tick();
|
|
|
|
class CpuPort : public Port
|
|
{
|
|
|
|
AtomicSimpleCPU *cpu;
|
|
|
|
public:
|
|
|
|
CpuPort(const std::string &_name, AtomicSimpleCPU *_cpu)
|
|
: Port(_name, _cpu), cpu(_cpu)
|
|
{ }
|
|
|
|
bool snoopRangeSent;
|
|
|
|
protected:
|
|
|
|
virtual bool recvTiming(PacketPtr pkt);
|
|
|
|
virtual Tick recvAtomic(PacketPtr pkt);
|
|
|
|
virtual void recvFunctional(PacketPtr pkt);
|
|
|
|
virtual void recvStatusChange(Status status);
|
|
|
|
virtual void recvRetry();
|
|
|
|
virtual void getDeviceAddressRanges(AddrRangeList &resp,
|
|
AddrRangeList &snoop)
|
|
{ resp.clear(); snoop.clear(); snoop.push_back(RangeSize(0,0)); }
|
|
|
|
};
|
|
CpuPort icachePort;
|
|
CpuPort dcachePort;
|
|
|
|
Request *ifetch_req;
|
|
PacketPtr ifetch_pkt;
|
|
Request *data_read_req;
|
|
PacketPtr data_read_pkt;
|
|
Request *data_write_req;
|
|
PacketPtr data_write_pkt;
|
|
|
|
bool dcache_access;
|
|
Tick dcache_latency;
|
|
|
|
public:
|
|
|
|
virtual Port *getPort(const std::string &if_name, int idx = -1);
|
|
|
|
virtual void serialize(std::ostream &os);
|
|
virtual void unserialize(Checkpoint *cp, const std::string §ion);
|
|
virtual void resume();
|
|
|
|
void switchOut();
|
|
void takeOverFrom(BaseCPU *oldCPU);
|
|
|
|
virtual void activateContext(int thread_num, int delay);
|
|
virtual void suspendContext(int thread_num);
|
|
|
|
template <class T>
|
|
Fault read(Addr addr, T &data, unsigned flags);
|
|
|
|
template <class T>
|
|
Fault write(T data, Addr addr, unsigned flags, uint64_t *res);
|
|
};
|
|
|
|
#endif // __CPU_SIMPLE_ATOMIC_HH__
|