c1046488e0
arch/alpha/faults.cc:
Move TLB fault code into the normal fault invoke() method.
arch/alpha/faults.hh:
Move DTB/ITB fault handling code into their own class with a specific invoke() method. Have DTB/ITB faults derive from these classes.
Unfortunately the DtbAlignmentFault is somewhat odd; it's a normal alignment fault, but it must also set some specific IPRs.
arch/alpha/tlb.cc:
arch/alpha/tlb.hh:
Setting IPRs is now handled through the fault itself.
--HG--
extra : convert_revision : 5cb92ce2186ff79f632bfcbc9ba62a8a04400eae
353 lines
8.8 KiB
C++
353 lines
8.8 KiB
C++
/*
|
|
* Copyright (c) 2003-2005 The Regents of The University of Michigan
|
|
* All rights reserved.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions are
|
|
* met: redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer;
|
|
* redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
* documentation and/or other materials provided with the distribution;
|
|
* neither the name of the copyright holders nor the names of its
|
|
* contributors may be used to endorse or promote products derived from
|
|
* this software without specific prior written permission.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
|
|
* A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
|
|
* OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
|
|
* SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
|
|
* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
|
* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
*/
|
|
|
|
#ifndef __ALPHA_FAULTS_HH__
|
|
#define __ALPHA_FAULTS_HH__
|
|
|
|
#include "arch/alpha/isa_traits.hh"
|
|
#include "sim/faults.hh"
|
|
|
|
// The design of the "name" and "vect" functions is in sim/faults.hh
|
|
|
|
namespace AlphaISA
|
|
{
|
|
|
|
typedef const Addr FaultVect;
|
|
|
|
class AlphaFault : public FaultBase
|
|
{
|
|
protected:
|
|
virtual bool skipFaultingInstruction() {return false;}
|
|
virtual bool setRestartAddress() {return true;}
|
|
public:
|
|
#if FULL_SYSTEM
|
|
void invoke(ExecContext * xc);
|
|
#endif
|
|
virtual FaultVect vect() = 0;
|
|
virtual FaultStat & countStat() = 0;
|
|
};
|
|
|
|
class MachineCheckFault : public AlphaFault
|
|
{
|
|
private:
|
|
static FaultName _name;
|
|
static FaultVect _vect;
|
|
static FaultStat _count;
|
|
public:
|
|
FaultName name() {return _name;}
|
|
FaultVect vect() {return _vect;}
|
|
FaultStat & countStat() {return _count;}
|
|
bool isMachineCheckFault() {return true;}
|
|
};
|
|
|
|
class AlignmentFault : public AlphaFault
|
|
{
|
|
private:
|
|
static FaultName _name;
|
|
static FaultVect _vect;
|
|
static FaultStat _count;
|
|
public:
|
|
FaultName name() {return _name;}
|
|
FaultVect vect() {return _vect;}
|
|
FaultStat & countStat() {return _count;}
|
|
bool isAlignmentFault() {return true;}
|
|
};
|
|
|
|
static inline Fault genMachineCheckFault()
|
|
{
|
|
return new MachineCheckFault;
|
|
}
|
|
|
|
static inline Fault genAlignmentFault()
|
|
{
|
|
return new AlignmentFault;
|
|
}
|
|
|
|
class ResetFault : public AlphaFault
|
|
{
|
|
private:
|
|
static FaultName _name;
|
|
static FaultVect _vect;
|
|
static FaultStat _count;
|
|
public:
|
|
FaultName name() {return _name;}
|
|
FaultVect vect() {return _vect;}
|
|
FaultStat & countStat() {return _count;}
|
|
};
|
|
|
|
class ArithmeticFault : public AlphaFault
|
|
{
|
|
protected:
|
|
bool skipFaultingInstruction() {return true;}
|
|
private:
|
|
static FaultName _name;
|
|
static FaultVect _vect;
|
|
static FaultStat _count;
|
|
public:
|
|
FaultName name() {return _name;}
|
|
FaultVect vect() {return _vect;}
|
|
FaultStat & countStat() {return _count;}
|
|
#if FULL_SYSTEM
|
|
void invoke(ExecContext * xc);
|
|
#endif
|
|
};
|
|
|
|
class InterruptFault : public AlphaFault
|
|
{
|
|
protected:
|
|
bool setRestartAddress() {return false;}
|
|
private:
|
|
static FaultName _name;
|
|
static FaultVect _vect;
|
|
static FaultStat _count;
|
|
public:
|
|
FaultName name() {return _name;}
|
|
FaultVect vect() {return _vect;}
|
|
FaultStat & countStat() {return _count;}
|
|
};
|
|
|
|
class DtbFault : public AlphaFault
|
|
{
|
|
#if FULL_SYSTEM
|
|
private:
|
|
AlphaISA::VAddr vaddr;
|
|
uint32_t reqFlags;
|
|
uint64_t flags;
|
|
public:
|
|
DtbFault(AlphaISA::VAddr _vaddr, uint32_t _reqFlags, uint64_t _flags)
|
|
: vaddr(_vaddr), reqFlags(_reqFlags), flags(_flags)
|
|
{ }
|
|
#endif
|
|
FaultName name() = 0;
|
|
FaultVect vect() = 0;
|
|
FaultStat & countStat() = 0;
|
|
#if FULL_SYSTEM
|
|
void invoke(ExecContext * xc);
|
|
#endif
|
|
};
|
|
|
|
class NDtbMissFault : public DtbFault
|
|
{
|
|
private:
|
|
static FaultName _name;
|
|
static FaultVect _vect;
|
|
static FaultStat _count;
|
|
public:
|
|
#if FULL_SYSTEM
|
|
NDtbMissFault(AlphaISA::VAddr vaddr, uint32_t reqFlags, uint64_t flags)
|
|
: DtbFault(vaddr, reqFlags, flags)
|
|
{ }
|
|
#endif
|
|
FaultName name() {return _name;}
|
|
FaultVect vect() {return _vect;}
|
|
FaultStat & countStat() {return _count;}
|
|
};
|
|
|
|
class PDtbMissFault : public DtbFault
|
|
{
|
|
private:
|
|
static FaultName _name;
|
|
static FaultVect _vect;
|
|
static FaultStat _count;
|
|
public:
|
|
#if FULL_SYSTEM
|
|
PDtbMissFault(AlphaISA::VAddr vaddr, uint32_t reqFlags, uint64_t flags)
|
|
: DtbFault(vaddr, reqFlags, flags)
|
|
{ }
|
|
#endif
|
|
FaultName name() {return _name;}
|
|
FaultVect vect() {return _vect;}
|
|
FaultStat & countStat() {return _count;}
|
|
};
|
|
|
|
class DtbPageFault : public DtbFault
|
|
{
|
|
private:
|
|
static FaultName _name;
|
|
static FaultVect _vect;
|
|
static FaultStat _count;
|
|
public:
|
|
#if FULL_SYSTEM
|
|
DtbPageFault(AlphaISA::VAddr vaddr, uint32_t reqFlags, uint64_t flags)
|
|
: DtbFault(vaddr, reqFlags, flags)
|
|
{ }
|
|
#endif
|
|
FaultName name() {return _name;}
|
|
FaultVect vect() {return _vect;}
|
|
FaultStat & countStat() {return _count;}
|
|
};
|
|
|
|
class DtbAcvFault : public DtbFault
|
|
{
|
|
private:
|
|
static FaultName _name;
|
|
static FaultVect _vect;
|
|
static FaultStat _count;
|
|
public:
|
|
#if FULL_SYSTEM
|
|
DtbAcvFault(AlphaISA::VAddr vaddr, uint32_t reqFlags, uint64_t flags)
|
|
: DtbFault(vaddr, reqFlags, flags)
|
|
{ }
|
|
#endif
|
|
FaultName name() {return _name;}
|
|
FaultVect vect() {return _vect;}
|
|
FaultStat & countStat() {return _count;}
|
|
};
|
|
|
|
class DtbAlignmentFault : public DtbFault
|
|
{
|
|
private:
|
|
static FaultName _name;
|
|
static FaultVect _vect;
|
|
static FaultStat _count;
|
|
public:
|
|
#if FULL_SYSTEM
|
|
DtbAlignmentFault(AlphaISA::VAddr vaddr, uint32_t reqFlags, uint64_t flags)
|
|
: DtbFault(vaddr, reqFlags, flags)
|
|
{ }
|
|
#endif
|
|
FaultName name() {return _name;}
|
|
FaultVect vect() {return _vect;}
|
|
FaultStat & countStat() {return _count;}
|
|
};
|
|
|
|
class ItbFault : public AlphaFault
|
|
{
|
|
private:
|
|
Addr pc;
|
|
public:
|
|
ItbFault(Addr _pc)
|
|
: pc(_pc)
|
|
{ }
|
|
FaultName name() { panic("Dtb Fault is a base class"); }
|
|
FaultVect vect() { panic("Dtb Fault is a base class"); }
|
|
FaultStat & countStat() { panic("Dtb Fault is a base class"); }
|
|
#if FULL_SYSTEM
|
|
void invoke(ExecContext * xc);
|
|
#endif
|
|
};
|
|
|
|
class ItbMissFault : public ItbFault
|
|
{
|
|
private:
|
|
static FaultName _name;
|
|
static FaultVect _vect;
|
|
static FaultStat _count;
|
|
public:
|
|
ItbMissFault(Addr pc)
|
|
: ItbFault(pc)
|
|
{ }
|
|
FaultName name() {return _name;}
|
|
FaultVect vect() {return _vect;}
|
|
FaultStat & countStat() {return _count;}
|
|
};
|
|
|
|
class ItbPageFault : public ItbFault
|
|
{
|
|
private:
|
|
static FaultName _name;
|
|
static FaultVect _vect;
|
|
static FaultStat _count;
|
|
public:
|
|
ItbPageFault(Addr pc)
|
|
: ItbFault(pc)
|
|
{ }
|
|
FaultName name() {return _name;}
|
|
FaultVect vect() {return _vect;}
|
|
FaultStat & countStat() {return _count;}
|
|
};
|
|
|
|
class ItbAcvFault : public ItbFault
|
|
{
|
|
private:
|
|
static FaultName _name;
|
|
static FaultVect _vect;
|
|
static FaultStat _count;
|
|
public:
|
|
ItbAcvFault(Addr pc)
|
|
: ItbFault(pc)
|
|
{ }
|
|
FaultName name() {return _name;}
|
|
FaultVect vect() {return _vect;}
|
|
FaultStat & countStat() {return _count;}
|
|
};
|
|
|
|
class UnimplementedOpcodeFault : public AlphaFault
|
|
{
|
|
private:
|
|
static FaultName _name;
|
|
static FaultVect _vect;
|
|
static FaultStat _count;
|
|
public:
|
|
FaultName name() {return _name;}
|
|
FaultVect vect() {return _vect;}
|
|
FaultStat & countStat() {return _count;}
|
|
};
|
|
|
|
class FloatEnableFault : public AlphaFault
|
|
{
|
|
private:
|
|
static FaultName _name;
|
|
static FaultVect _vect;
|
|
static FaultStat _count;
|
|
public:
|
|
FaultName name() {return _name;}
|
|
FaultVect vect() {return _vect;}
|
|
FaultStat & countStat() {return _count;}
|
|
};
|
|
|
|
class PalFault : public AlphaFault
|
|
{
|
|
protected:
|
|
bool skipFaultingInstruction() {return true;}
|
|
private:
|
|
static FaultName _name;
|
|
static FaultVect _vect;
|
|
static FaultStat _count;
|
|
public:
|
|
FaultName name() {return _name;}
|
|
FaultVect vect() {return _vect;}
|
|
FaultStat & countStat() {return _count;}
|
|
};
|
|
|
|
class IntegerOverflowFault : public AlphaFault
|
|
{
|
|
private:
|
|
static FaultName _name;
|
|
static FaultVect _vect;
|
|
static FaultStat _count;
|
|
public:
|
|
FaultName name() {return _name;}
|
|
FaultVect vect() {return _vect;}
|
|
FaultStat & countStat() {return _count;}
|
|
};
|
|
|
|
} // AlphaISA namespace
|
|
|
|
#endif // __FAULTS_HH__
|