Further renames/reorganization will be coming shortly; what is currently CPUExecContext (the old ExecContext from m5) will be renamed to SimpleThread or something similar. src/arch/alpha/arguments.cc: src/arch/alpha/arguments.hh: src/arch/alpha/ev5.cc: src/arch/alpha/faults.cc: src/arch/alpha/faults.hh: src/arch/alpha/freebsd/system.cc: src/arch/alpha/freebsd/system.hh: src/arch/alpha/isa/branch.isa: src/arch/alpha/isa/decoder.isa: src/arch/alpha/isa/main.isa: src/arch/alpha/linux/process.cc: src/arch/alpha/linux/system.cc: src/arch/alpha/linux/system.hh: src/arch/alpha/linux/threadinfo.hh: src/arch/alpha/process.cc: src/arch/alpha/regfile.hh: src/arch/alpha/stacktrace.cc: src/arch/alpha/stacktrace.hh: src/arch/alpha/tlb.cc: src/arch/alpha/tlb.hh: src/arch/alpha/tru64/process.cc: src/arch/alpha/tru64/system.cc: src/arch/alpha/tru64/system.hh: src/arch/alpha/utility.hh: src/arch/alpha/vtophys.cc: src/arch/alpha/vtophys.hh: src/arch/mips/faults.cc: src/arch/mips/faults.hh: src/arch/mips/isa_traits.cc: src/arch/mips/isa_traits.hh: src/arch/mips/linux/process.cc: src/arch/mips/process.cc: src/arch/mips/regfile/float_regfile.hh: src/arch/mips/regfile/int_regfile.hh: src/arch/mips/regfile/misc_regfile.hh: src/arch/mips/regfile/regfile.hh: src/arch/mips/stacktrace.hh: src/arch/sparc/faults.cc: src/arch/sparc/faults.hh: src/arch/sparc/isa_traits.hh: src/arch/sparc/linux/process.cc: src/arch/sparc/linux/process.hh: src/arch/sparc/process.cc: src/arch/sparc/regfile.hh: src/arch/sparc/solaris/process.cc: src/arch/sparc/stacktrace.hh: src/arch/sparc/ua2005.cc: src/arch/sparc/utility.hh: src/arch/sparc/vtophys.cc: src/arch/sparc/vtophys.hh: src/base/remote_gdb.cc: src/base/remote_gdb.hh: src/cpu/base.cc: src/cpu/base.hh: src/cpu/base_dyn_inst.hh: src/cpu/checker/cpu.cc: src/cpu/checker/cpu.hh: src/cpu/checker/exec_context.hh: src/cpu/cpu_exec_context.cc: src/cpu/cpu_exec_context.hh: src/cpu/cpuevent.cc: src/cpu/cpuevent.hh: src/cpu/exetrace.hh: src/cpu/intr_control.cc: src/cpu/memtest/memtest.hh: src/cpu/o3/alpha_cpu.hh: src/cpu/o3/alpha_cpu_impl.hh: src/cpu/o3/alpha_dyn_inst_impl.hh: src/cpu/o3/commit.hh: src/cpu/o3/commit_impl.hh: src/cpu/o3/cpu.cc: src/cpu/o3/cpu.hh: src/cpu/o3/fetch_impl.hh: src/cpu/o3/regfile.hh: src/cpu/o3/thread_state.hh: src/cpu/ozone/back_end.hh: src/cpu/ozone/cpu.hh: src/cpu/ozone/cpu_impl.hh: src/cpu/ozone/front_end.hh: src/cpu/ozone/front_end_impl.hh: src/cpu/ozone/inorder_back_end.hh: src/cpu/ozone/lw_back_end.hh: src/cpu/ozone/lw_back_end_impl.hh: src/cpu/ozone/lw_lsq.hh: src/cpu/ozone/lw_lsq_impl.hh: src/cpu/ozone/thread_state.hh: src/cpu/pc_event.cc: src/cpu/pc_event.hh: src/cpu/profile.cc: src/cpu/profile.hh: src/cpu/quiesce_event.cc: src/cpu/quiesce_event.hh: src/cpu/simple/atomic.cc: src/cpu/simple/base.cc: src/cpu/simple/base.hh: src/cpu/simple/timing.cc: src/cpu/static_inst.cc: src/cpu/static_inst.hh: src/cpu/thread_state.hh: src/dev/alpha_console.cc: src/dev/ns_gige.cc: src/dev/sinic.cc: src/dev/tsunami_cchip.cc: src/kern/kernel_stats.cc: src/kern/kernel_stats.hh: src/kern/linux/events.cc: src/kern/linux/events.hh: src/kern/system_events.cc: src/kern/system_events.hh: src/kern/tru64/dump_mbuf.cc: src/kern/tru64/tru64.hh: src/kern/tru64/tru64_events.cc: src/kern/tru64/tru64_events.hh: src/mem/vport.cc: src/mem/vport.hh: src/sim/faults.cc: src/sim/faults.hh: src/sim/process.cc: src/sim/process.hh: src/sim/pseudo_inst.cc: src/sim/pseudo_inst.hh: src/sim/syscall_emul.cc: src/sim/syscall_emul.hh: src/sim/system.cc: src/cpu/thread_context.hh: src/sim/system.hh: src/sim/vptr.hh: Change ExecContext to ThreadContext. --HG-- rename : src/cpu/exec_context.hh => src/cpu/thread_context.hh extra : convert_revision : 108bb97d15a114a565a2a6a23faa554f4e2fd77e
159 lines
5.1 KiB
C++
159 lines
5.1 KiB
C++
/*
|
|
* Copyright (c) 2004-2005 The Regents of The University of Michigan
|
|
* All rights reserved.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions are
|
|
* met: redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer;
|
|
* redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
* documentation and/or other materials provided with the distribution;
|
|
* neither the name of the copyright holders nor the names of its
|
|
* contributors may be used to endorse or promote products derived from
|
|
* this software without specific prior written permission.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
|
|
* A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
|
|
* OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
|
|
* SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
|
|
* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
|
* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
*
|
|
* Authors: Ben Nash
|
|
*/
|
|
|
|
/**
|
|
* @file
|
|
* Modifications for the FreeBSD kernel.
|
|
* Based on kern/linux/linux_system.cc.
|
|
*
|
|
*/
|
|
|
|
#include "arch/alpha/system.hh"
|
|
#include "arch/alpha/freebsd/system.hh"
|
|
#include "base/loader/symtab.hh"
|
|
#include "cpu/thread_context.hh"
|
|
#include "mem/physical.hh"
|
|
#include "mem/port.hh"
|
|
#include "arch/isa_traits.hh"
|
|
#include "sim/builder.hh"
|
|
#include "sim/byteswap.hh"
|
|
#include "arch/vtophys.hh"
|
|
|
|
#define TIMER_FREQUENCY 1193180
|
|
|
|
using namespace std;
|
|
using namespace AlphaISA;
|
|
|
|
FreebsdAlphaSystem::FreebsdAlphaSystem(Params *p)
|
|
: AlphaSystem(p)
|
|
{
|
|
/**
|
|
* Any time DELAY is called just skip the function.
|
|
* Shouldn't we actually emulate the delay?
|
|
*/
|
|
skipDelayEvent = addKernelFuncEvent<SkipFuncEvent>("DELAY");
|
|
skipCalibrateClocks =
|
|
addKernelFuncEvent<SkipCalibrateClocksEvent>("calibrate_clocks");
|
|
}
|
|
|
|
|
|
FreebsdAlphaSystem::~FreebsdAlphaSystem()
|
|
{
|
|
delete skipDelayEvent;
|
|
delete skipCalibrateClocks;
|
|
}
|
|
|
|
|
|
void
|
|
FreebsdAlphaSystem::doCalibrateClocks(ThreadContext *tc)
|
|
{
|
|
Addr ppc_vaddr = 0;
|
|
Addr timer_vaddr = 0;
|
|
|
|
ppc_vaddr = (Addr)tc->readIntReg(ArgumentReg1);
|
|
timer_vaddr = (Addr)tc->readIntReg(ArgumentReg2);
|
|
|
|
virtPort.write(ppc_vaddr, (uint32_t)Clock::Frequency);
|
|
virtPort.write(timer_vaddr, (uint32_t)TIMER_FREQUENCY);
|
|
}
|
|
|
|
|
|
void
|
|
FreebsdAlphaSystem::SkipCalibrateClocksEvent::process(ThreadContext *tc)
|
|
{
|
|
SkipFuncEvent::process(tc);
|
|
((FreebsdAlphaSystem *)tc->getSystemPtr())->doCalibrateClocks(tc);
|
|
}
|
|
|
|
|
|
BEGIN_DECLARE_SIM_OBJECT_PARAMS(FreebsdAlphaSystem)
|
|
|
|
Param<Tick> boot_cpu_frequency;
|
|
SimObjectParam<PhysicalMemory *> physmem;
|
|
|
|
Param<string> kernel;
|
|
Param<string> console;
|
|
Param<string> pal;
|
|
|
|
Param<string> boot_osflags;
|
|
Param<string> readfile;
|
|
Param<unsigned int> init_param;
|
|
|
|
Param<uint64_t> system_type;
|
|
Param<uint64_t> system_rev;
|
|
|
|
Param<bool> bin;
|
|
VectorParam<string> binned_fns;
|
|
Param<bool> bin_int;
|
|
|
|
END_DECLARE_SIM_OBJECT_PARAMS(FreebsdAlphaSystem)
|
|
|
|
BEGIN_INIT_SIM_OBJECT_PARAMS(FreebsdAlphaSystem)
|
|
|
|
INIT_PARAM(boot_cpu_frequency, "Frequency of the boot CPU"),
|
|
INIT_PARAM(physmem, "phsyical memory"),
|
|
INIT_PARAM(kernel, "file that contains the kernel code"),
|
|
INIT_PARAM(console, "file that contains the console code"),
|
|
INIT_PARAM(pal, "file that contains palcode"),
|
|
INIT_PARAM_DFLT(boot_osflags, "flags to pass to the kernel during boot",
|
|
"a"),
|
|
INIT_PARAM_DFLT(readfile, "file to read startup script from", ""),
|
|
INIT_PARAM_DFLT(init_param, "numerical value to pass into simulator", 0),
|
|
INIT_PARAM_DFLT(system_type, "Type of system we are emulating", 34),
|
|
INIT_PARAM_DFLT(system_rev, "Revision of system we are emulating", 1<<10),
|
|
INIT_PARAM_DFLT(bin, "is this system to be binned", false),
|
|
INIT_PARAM(binned_fns, "functions to be broken down and binned"),
|
|
INIT_PARAM_DFLT(bin_int, "is interrupt code binned seperately?", true)
|
|
|
|
END_INIT_SIM_OBJECT_PARAMS(FreebsdAlphaSystem)
|
|
|
|
CREATE_SIM_OBJECT(FreebsdAlphaSystem)
|
|
{
|
|
AlphaSystem::Params *p = new AlphaSystem::Params;
|
|
p->name = getInstanceName();
|
|
p->boot_cpu_frequency = boot_cpu_frequency;
|
|
p->physmem = physmem;
|
|
p->kernel_path = kernel;
|
|
p->console_path = console;
|
|
p->palcode = pal;
|
|
p->boot_osflags = boot_osflags;
|
|
p->init_param = init_param;
|
|
p->readfile = readfile;
|
|
p->system_type = system_type;
|
|
p->system_rev = system_rev;
|
|
p->bin = bin;
|
|
p->binned_fns = binned_fns;
|
|
p->bin_int = bin_int;
|
|
return new FreebsdAlphaSystem(p);
|
|
}
|
|
|
|
REGISTER_SIM_OBJECT("FreebsdAlphaSystem", FreebsdAlphaSystem)
|
|
|