9e45ada171
Because the handling of the E state for multilevel caches has changed, stats are affected for any non-ruby config with caches, even uniprocessor simple CPU.
33 lines
1.2 KiB
Text
Executable file
33 lines
1.2 KiB
Text
Executable file
Redirecting stdout to build/ARM_SE/tests/opt/long/10.mcf/arm/linux/simple-timing/simout
|
|
Redirecting stderr to build/ARM_SE/tests/opt/long/10.mcf/arm/linux/simple-timing/simerr
|
|
M5 Simulator System
|
|
|
|
Copyright (c) 2001-2008
|
|
The Regents of The University of Michigan
|
|
All Rights Reserved
|
|
|
|
|
|
M5 compiled Aug 26 2010 13:52:30
|
|
M5 revision 85cafc6ccb42 7662 default qtip tip sc-fail-fix
|
|
M5 started Aug 26 2010 14:11:34
|
|
M5 executing on zizzer
|
|
command line: build/ARM_SE/m5.opt -d build/ARM_SE/tests/opt/long/10.mcf/arm/linux/simple-timing -re tests/run.py build/ARM_SE/tests/opt/long/10.mcf/arm/linux/simple-timing
|
|
Global frequency set at 1000000000000 ticks per second
|
|
info: Entering event queue @ 0. Starting simulation...
|
|
|
|
MCF SPEC version 1.6.I
|
|
by Andreas Loebel
|
|
Copyright (c) 1998,1999 ZIB Berlin
|
|
All Rights Reserved.
|
|
|
|
nodes : 500
|
|
active arcs : 1905
|
|
simplex iterations : 1502
|
|
flow value : 4990014995
|
|
new implicit arcs : 23867
|
|
active arcs : 25772
|
|
simplex iterations : 2663
|
|
flow value : 3080014995
|
|
checksum : 68389
|
|
optimal
|
|
Exiting @ tick 152155526000 because target called exit()
|