06a9f58c68
way so a cache can handle partial block requests for i/o devices. --HG-- extra : convert_revision : a68b5ae826731bc87ed93eb7ef326a2393053964
46 lines
2.4 KiB
Python
46 lines
2.4 KiB
Python
# Copyright (c) 2006-2007 The Regents of The University of Michigan
|
|
# All rights reserved.
|
|
#
|
|
# Redistribution and use in source and binary forms, with or without
|
|
# modification, are permitted provided that the following conditions are
|
|
# met: redistributions of source code must retain the above copyright
|
|
# notice, this list of conditions and the following disclaimer;
|
|
# redistributions in binary form must reproduce the above copyright
|
|
# notice, this list of conditions and the following disclaimer in the
|
|
# documentation and/or other materials provided with the distribution;
|
|
# neither the name of the copyright holders nor the names of its
|
|
# contributors may be used to endorse or promote products derived from
|
|
# this software without specific prior written permission.
|
|
#
|
|
# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
# "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
# LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
|
|
# A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
|
|
# OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
|
|
# SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
|
|
# LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
# DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
# THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
# (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
|
# OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
#
|
|
# Authors: Ali Saidi
|
|
|
|
from m5.params import *
|
|
from MemObject import MemObject
|
|
|
|
class Bridge(MemObject):
|
|
type = 'Bridge'
|
|
side_a = Port('Side A port')
|
|
side_b = Port('Side B port')
|
|
req_size_a = Param.Int(16, "The number of requests to buffer")
|
|
req_size_b = Param.Int(16, "The number of requests to buffer")
|
|
resp_size_a = Param.Int(16, "The number of requests to buffer")
|
|
resp_size_b = Param.Int(16, "The number of requests to buffer")
|
|
delay = Param.Latency('0ns', "The latency of this bridge")
|
|
nack_delay = Param.Latency('0ns', "The latency of this bridge")
|
|
write_ack = Param.Bool(False, "Should this bridge ack writes")
|
|
filter_ranges_a = VectorParam.AddrRange([],
|
|
"What addresses shouldn't be passed through the side of the bridge")
|
|
filter_ranges_b = VectorParam.AddrRange([],
|
|
"What addresses shouldn't be passed through the side of the bridge")
|