df61a1d3ef
Put correct date in copyright headers based on bk changesets
LICENSE:
Updated copyright on license file
README:
Updaded readme to reflect shift to scons and linux support
cpu/trace/reader/ibm_reader.cc:
cpu/trace/reader/ibm_reader.hh:
cpu/trace/reader/itx_reader.cc:
cpu/trace/reader/itx_reader.hh:
cpu/trace/reader/m5_reader.cc:
cpu/trace/reader/m5_reader.hh:
cpu/trace/reader/mem_trace_reader.cc:
cpu/trace/reader/mem_trace_reader.hh:
cpu/trace/trace_cpu.cc:
cpu/trace/trace_cpu.hh:
updated copyright (only changeset in 2004)
kern/kernel_stats.cc:
kern/kernel_stats.hh:
updated copyright
--HG--
extra : convert_revision : 726aed4b38ff4d230c63a570df83c63075b3c76f
151 lines
4.2 KiB
C++
151 lines
4.2 KiB
C++
/*
|
|
* Copyright (c) 2004 The Regents of The University of Michigan
|
|
* All rights reserved.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions are
|
|
* met: redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer;
|
|
* redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
* documentation and/or other materials provided with the distribution;
|
|
* neither the name of the copyright holders nor the names of its
|
|
* contributors may be used to endorse or promote products derived from
|
|
* this software without specific prior written permission.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
|
|
* A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
|
|
* OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
|
|
* SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
|
|
* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
|
* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
*/
|
|
|
|
/**
|
|
* @file
|
|
* Declaration of a memory trace CPU object. Uses a memory trace to drive the
|
|
* provided memory hierarchy.
|
|
*/
|
|
|
|
#ifndef __TRACE_CPU_HH__
|
|
#define __TRACE_CPU_HH__
|
|
|
|
#include <string>
|
|
|
|
#include "cpu/base_cpu.hh"
|
|
#include "mem/mem_req.hh" // for MemReqPtr
|
|
#include "sim/eventq.hh" // for Event
|
|
|
|
// Forward declaration.
|
|
class MemInterface;
|
|
class MemTraceReader;
|
|
|
|
/**
|
|
* A cpu object for running memory traces through a memory hierarchy.
|
|
*/
|
|
class TraceCPU : public BaseCPU
|
|
{
|
|
/** Interface for instruction trace requests, if any. */
|
|
MemInterface *icacheInterface;
|
|
/** Interface for data trace requests, if any. */
|
|
MemInterface *dcacheInterface;
|
|
|
|
/** Instruction reference trace. */
|
|
MemTraceReader *instTrace;
|
|
/** Data reference trace. */
|
|
MemTraceReader *dataTrace;
|
|
|
|
/** Number of Icache read ports. */
|
|
int icachePorts;
|
|
/** Number of Dcache read/write ports. */
|
|
int dcachePorts;
|
|
|
|
/** Number of outstanding requests. */
|
|
int outstandingRequests;
|
|
|
|
/** Cycle of the next instruction request, 0 if not available. */
|
|
Tick nextInstCycle;
|
|
/** Cycle of the next data request, 0 if not available. */
|
|
Tick nextDataCycle;
|
|
|
|
/** Next instruction request. */
|
|
MemReqPtr nextInstReq;
|
|
/** Next data request. */
|
|
MemReqPtr nextDataReq;
|
|
|
|
/**
|
|
* Event to call the TraceCPU::tick
|
|
*/
|
|
class TickEvent : public Event
|
|
{
|
|
private:
|
|
/** The associated CPU */
|
|
TraceCPU *cpu;
|
|
|
|
public:
|
|
/**
|
|
* Construct this event;
|
|
*/
|
|
TickEvent(TraceCPU *c);
|
|
|
|
/**
|
|
* Call the tick function.
|
|
*/
|
|
void process();
|
|
|
|
/**
|
|
* Return a string description of this event.
|
|
*/
|
|
const char *description();
|
|
};
|
|
|
|
TickEvent tickEvent;
|
|
|
|
public:
|
|
/**
|
|
* Construct a TraceCPU object.
|
|
*/
|
|
TraceCPU(const std::string &name,
|
|
MemInterface *icache_interface,
|
|
MemInterface *dcache_interface,
|
|
MemTraceReader *inst_trace,
|
|
MemTraceReader *data_trace,
|
|
int icache_ports,
|
|
int dcache_ports);
|
|
|
|
/**
|
|
* Perform all the accesses for one cycle.
|
|
*/
|
|
void tick();
|
|
|
|
/**
|
|
* Handle a completed memory request.
|
|
*/
|
|
void completeRequest(MemReqPtr &req);
|
|
};
|
|
|
|
class TraceCompleteEvent : public Event
|
|
{
|
|
MemReqPtr req;
|
|
TraceCPU *tester;
|
|
|
|
public:
|
|
|
|
TraceCompleteEvent(MemReqPtr &_req, TraceCPU *_tester)
|
|
: Event(&mainEventQueue), req(_req), tester(_tester)
|
|
{
|
|
setFlags(AutoDelete);
|
|
}
|
|
|
|
void process();
|
|
|
|
virtual const char *description();
|
|
};
|
|
|
|
#endif //__TRACE_CPU_HH__
|
|
|