e196d20d9d
arch/alpha/arguments.cc:
rather than returning 0, put a panic in... it will actually make us fix
this rather than scratching our respective heads
base/loader/object_file.cc:
base/loader/object_file.hh:
Object loader now takes a port rather than a translating port
cpu/cpu_exec_context.cc:
cpu/cpu_exec_context.hh:
sim/process.cc:
Make translating port a type of port rather than anything special
cpu/simple/cpu.cc:
no need to grab a port from the cpu anymore
mem/physical.cc:
add an additional type of port to physicalmemory called "functional"
Only used for functional accesses (loading binaries/syscall emu)
mem/port.hh:
make readBlok/writeBlob virtual so translating port can do the
translation first
mem/translating_port.cc:
mem/translating_port.hh:
Make TranslatingPort inherit from Port
sim/system.cc:
header file that doesn't exit removed
--HG--
extra : convert_revision : 89b08f6146bba61f5605678d736055feab2fe6f7
69 lines
2.8 KiB
C++
69 lines
2.8 KiB
C++
/*
|
|
* Copyright (c) 2001-2005 The Regents of The University of Michigan
|
|
* All rights reserved.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions are
|
|
* met: redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer;
|
|
* redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
* documentation and/or other materials provided with the distribution;
|
|
* neither the name of the copyright holders nor the names of its
|
|
* contributors may be used to endorse or promote products derived from
|
|
* this software without specific prior written permission.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
|
|
* A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
|
|
* OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
|
|
* SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
|
|
* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
|
* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
*/
|
|
|
|
#ifndef __MEM_TRANSLATING_PROT_HH__
|
|
#define __MEM_TRANSLATING_PROT_HH__
|
|
|
|
#include "mem/port.hh"
|
|
|
|
class PageTable;
|
|
|
|
class TranslatingPort : public Port
|
|
{
|
|
private:
|
|
PageTable *pTable;
|
|
bool allocating;
|
|
|
|
TranslatingPort(const TranslatingPort &specmem);
|
|
const TranslatingPort &operator=(const TranslatingPort &specmem);
|
|
|
|
public:
|
|
TranslatingPort(PageTable *p_table, bool alloc = false);
|
|
virtual ~TranslatingPort();
|
|
|
|
public:
|
|
bool tryReadBlob(Addr addr, uint8_t *p, int size);
|
|
bool tryWriteBlob(Addr addr, uint8_t *p, int size);
|
|
bool tryMemsetBlob(Addr addr, uint8_t val, int size);
|
|
bool tryWriteString(Addr addr, const char *str);
|
|
bool tryReadString(std::string &str, Addr addr);
|
|
|
|
virtual void readBlob(Addr addr, uint8_t *p, int size);
|
|
virtual void writeBlob(Addr addr, uint8_t *p, int size);
|
|
virtual void memsetBlob(Addr addr, uint8_t val, int size);
|
|
void writeString(Addr addr, const char *str);
|
|
void readString(std::string &str, Addr addr);
|
|
|
|
virtual bool recvTiming(Packet &pkt) { panic("TransPort is UniDir"); }
|
|
virtual Tick recvAtomic(Packet &pkt) { panic("TransPort is UniDir"); }
|
|
virtual void recvFunctional(Packet &pkt) { panic("TransPort is UniDir"); }
|
|
virtual void recvStatusChange(Status status) {panic("TransPort is UniDir");}
|
|
|
|
};
|
|
|
|
#endif
|