147 lines
7.4 KiB
Python
147 lines
7.4 KiB
Python
# Copyright (c) 2005-2007 The Regents of The University of Michigan
|
|
# All rights reserved.
|
|
#
|
|
# Redistribution and use in source and binary forms, with or without
|
|
# modification, are permitted provided that the following conditions are
|
|
# met: redistributions of source code must retain the above copyright
|
|
# notice, this list of conditions and the following disclaimer;
|
|
# redistributions in binary form must reproduce the above copyright
|
|
# notice, this list of conditions and the following disclaimer in the
|
|
# documentation and/or other materials provided with the distribution;
|
|
# neither the name of the copyright holders nor the names of its
|
|
# contributors may be used to endorse or promote products derived from
|
|
# this software without specific prior written permission.
|
|
#
|
|
# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
# "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
# LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
|
|
# A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
|
|
# OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
|
|
# SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
|
|
# LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
# DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
# THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
# (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
|
# OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
#
|
|
# Authors: Kevin Lim
|
|
|
|
from m5.defines import buildEnv
|
|
from m5.params import *
|
|
from m5.proxy import *
|
|
from BaseCPU import BaseCPU
|
|
from FUPool import *
|
|
|
|
if buildEnv['USE_CHECKER']:
|
|
from O3Checker import O3Checker
|
|
|
|
class DerivO3CPU(BaseCPU):
|
|
type = 'DerivO3CPU'
|
|
activity = Param.Unsigned(0, "Initial count")
|
|
|
|
if buildEnv['USE_CHECKER']:
|
|
# FIXME: Shouldn't need to derefernce Parent.workload
|
|
# Somewhere in the param parsing code
|
|
# src/python/m5/params.py is and error that
|
|
# has trouble converting the workload parameter properly.
|
|
checker = Param.BaseCPU(O3Checker(workload=Parent.workload[0],
|
|
exitOnError=False,
|
|
updateOnError=True,
|
|
warnOnlyOnLoadError=True),
|
|
"checker")
|
|
checker.itb = Parent.itb
|
|
checker.dtb = Parent.dtb
|
|
|
|
cachePorts = Param.Unsigned(200, "Cache Ports")
|
|
|
|
decodeToFetchDelay = Param.Unsigned(1, "Decode to fetch delay")
|
|
renameToFetchDelay = Param.Unsigned(1 ,"Rename to fetch delay")
|
|
iewToFetchDelay = Param.Unsigned(1, "Issue/Execute/Writeback to fetch "
|
|
"delay")
|
|
commitToFetchDelay = Param.Unsigned(1, "Commit to fetch delay")
|
|
fetchWidth = Param.Unsigned(8, "Fetch width")
|
|
|
|
renameToDecodeDelay = Param.Unsigned(1, "Rename to decode delay")
|
|
iewToDecodeDelay = Param.Unsigned(1, "Issue/Execute/Writeback to decode "
|
|
"delay")
|
|
commitToDecodeDelay = Param.Unsigned(1, "Commit to decode delay")
|
|
fetchToDecodeDelay = Param.Unsigned(1, "Fetch to decode delay")
|
|
decodeWidth = Param.Unsigned(8, "Decode width")
|
|
|
|
iewToRenameDelay = Param.Unsigned(1, "Issue/Execute/Writeback to rename "
|
|
"delay")
|
|
commitToRenameDelay = Param.Unsigned(1, "Commit to rename delay")
|
|
decodeToRenameDelay = Param.Unsigned(1, "Decode to rename delay")
|
|
renameWidth = Param.Unsigned(8, "Rename width")
|
|
|
|
commitToIEWDelay = Param.Unsigned(1, "Commit to "
|
|
"Issue/Execute/Writeback delay")
|
|
renameToIEWDelay = Param.Unsigned(2, "Rename to "
|
|
"Issue/Execute/Writeback delay")
|
|
issueToExecuteDelay = Param.Unsigned(1, "Issue to execute delay (internal "
|
|
"to the IEW stage)")
|
|
dispatchWidth = Param.Unsigned(8, "Dispatch width")
|
|
issueWidth = Param.Unsigned(8, "Issue width")
|
|
wbWidth = Param.Unsigned(8, "Writeback width")
|
|
wbDepth = Param.Unsigned(1, "Writeback depth")
|
|
fuPool = Param.FUPool(DefaultFUPool(), "Functional Unit pool")
|
|
|
|
iewToCommitDelay = Param.Unsigned(1, "Issue/Execute/Writeback to commit "
|
|
"delay")
|
|
renameToROBDelay = Param.Unsigned(1, "Rename to reorder buffer delay")
|
|
commitWidth = Param.Unsigned(8, "Commit width")
|
|
squashWidth = Param.Unsigned(8, "Squash width")
|
|
trapLatency = Param.Tick(13, "Trap latency")
|
|
fetchTrapLatency = Param.Tick(1, "Fetch trap latency")
|
|
|
|
backComSize = Param.Unsigned(5, "Time buffer size for backwards communication")
|
|
forwardComSize = Param.Unsigned(5, "Time buffer size for forward communication")
|
|
|
|
predType = Param.String("tournament", "Branch predictor type ('local', 'tournament')")
|
|
localPredictorSize = Param.Unsigned(2048, "Size of local predictor")
|
|
localCtrBits = Param.Unsigned(2, "Bits per counter")
|
|
localHistoryTableSize = Param.Unsigned(2048, "Size of local history table")
|
|
localHistoryBits = Param.Unsigned(11, "Bits for the local history")
|
|
globalPredictorSize = Param.Unsigned(8192, "Size of global predictor")
|
|
globalCtrBits = Param.Unsigned(2, "Bits per counter")
|
|
globalHistoryBits = Param.Unsigned(13, "Bits of history")
|
|
choicePredictorSize = Param.Unsigned(8192, "Size of choice predictor")
|
|
choiceCtrBits = Param.Unsigned(2, "Bits of choice counters")
|
|
|
|
BTBEntries = Param.Unsigned(4096, "Number of BTB entries")
|
|
BTBTagSize = Param.Unsigned(16, "Size of the BTB tags, in bits")
|
|
|
|
RASSize = Param.Unsigned(16, "RAS size")
|
|
|
|
LQEntries = Param.Unsigned(32, "Number of load queue entries")
|
|
SQEntries = Param.Unsigned(32, "Number of store queue entries")
|
|
LSQDepCheckShift = Param.Unsigned(4, "Number of places to shift addr before check")
|
|
LSQCheckLoads = Param.Bool(True,
|
|
"Should dependency violations be checked for loads & stores or just stores")
|
|
store_set_clear_period = Param.Unsigned(250000,
|
|
"Number of load/store insts before the dep predictor should be invalidated")
|
|
LFSTSize = Param.Unsigned(1024, "Last fetched store table size")
|
|
SSITSize = Param.Unsigned(1024, "Store set ID table size")
|
|
|
|
numRobs = Param.Unsigned(1, "Number of Reorder Buffers");
|
|
|
|
numPhysIntRegs = Param.Unsigned(256, "Number of physical integer registers")
|
|
numPhysFloatRegs = Param.Unsigned(256, "Number of physical floating point "
|
|
"registers")
|
|
numIQEntries = Param.Unsigned(64, "Number of instruction queue entries")
|
|
numROBEntries = Param.Unsigned(192, "Number of reorder buffer entries")
|
|
|
|
instShiftAmt = Param.Unsigned(2, "Number of bits to shift instructions by")
|
|
|
|
smtNumFetchingThreads = Param.Unsigned(1, "SMT Number of Fetching Threads")
|
|
smtFetchPolicy = Param.String('SingleThread', "SMT Fetch policy")
|
|
smtLSQPolicy = Param.String('Partitioned', "SMT LSQ Sharing Policy")
|
|
smtLSQThreshold = Param.Int(100, "SMT LSQ Threshold Sharing Parameter")
|
|
smtIQPolicy = Param.String('Partitioned', "SMT IQ Sharing Policy")
|
|
smtIQThreshold = Param.Int(100, "SMT IQ Threshold Sharing Parameter")
|
|
smtROBPolicy = Param.String('Partitioned', "SMT ROB Sharing Policy")
|
|
smtROBThreshold = Param.Int(100, "SMT ROB Threshold Sharing Parameter")
|
|
smtCommitPolicy = Param.String('RoundRobin', "SMT Commit Policy")
|
|
|
|
needsTSO = Param.Bool(buildEnv['TARGET_ISA'] == 'x86',
|
|
"Enable TSO Memory model")
|