abc76f20cb
creation and initialization now happens in python. Parameter objects are generated and initialized by python. The .ini file is now solely for debugging purposes and is not used in construction of the objects in any way. --HG-- extra : convert_revision : 7e722873e417cb3d696f2e34c35ff488b7bff4ed
235 lines
7 KiB
C++
235 lines
7 KiB
C++
/*
|
|
* Copyright (c) 2004-2005 The Regents of The University of Michigan
|
|
* All rights reserved.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions are
|
|
* met: redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer;
|
|
* redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
* documentation and/or other materials provided with the distribution;
|
|
* neither the name of the copyright holders nor the names of its
|
|
* contributors may be used to endorse or promote products derived from
|
|
* this software without specific prior written permission.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
|
|
* A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
|
|
* OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
|
|
* SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
|
|
* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
|
* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
*
|
|
* Authors: Andrew Schultz
|
|
* Miguel Serrano
|
|
*/
|
|
|
|
/** @file
|
|
* Simple PCI IDE controller with bus mastering capability and UDMA
|
|
* modeled after controller in the Intel PIIX4 chip
|
|
*/
|
|
|
|
#ifndef __IDE_CTRL_HH__
|
|
#define __IDE_CTRL_HH__
|
|
|
|
#include "dev/pcidev.hh"
|
|
#include "dev/pcireg.h"
|
|
#include "dev/io_device.hh"
|
|
#include "params/IdeController.hh"
|
|
|
|
#define BMIC0 0x0 // Bus master IDE command register
|
|
#define BMIS0 0x2 // Bus master IDE status register
|
|
#define BMIDTP0 0x4 // Bus master IDE descriptor table pointer register
|
|
#define BMIC1 0x8 // Bus master IDE command register
|
|
#define BMIS1 0xa // Bus master IDE status register
|
|
#define BMIDTP1 0xc // Bus master IDE descriptor table pointer register
|
|
|
|
// Bus master IDE command register bit fields
|
|
#define RWCON 0x08 // Bus master read/write control
|
|
#define SSBM 0x01 // Start/stop bus master
|
|
|
|
// Bus master IDE status register bit fields
|
|
#define DMA1CAP 0x40 // Drive 1 DMA capable
|
|
#define DMA0CAP 0x20 // Drive 0 DMA capable
|
|
#define IDEINTS 0x04 // IDE Interrupt Status
|
|
#define IDEDMAE 0x02 // IDE DMA error
|
|
#define BMIDEA 0x01 // Bus master IDE active
|
|
|
|
// IDE Command byte fields
|
|
#define IDE_SELECT_OFFSET (6)
|
|
#define IDE_SELECT_DEV_BIT 0x10
|
|
|
|
#define IDE_FEATURE_OFFSET IDE_ERROR_OFFSET
|
|
#define IDE_COMMAND_OFFSET IDE_STATUS_OFFSET
|
|
|
|
// IDE Timing Register bit fields
|
|
#define IDETIM_DECODE_EN 0x8000
|
|
|
|
// PCI device specific register byte offsets
|
|
#define IDE_CTRL_CONF_START 0x40
|
|
#define IDE_CTRL_CONF_END ((IDE_CTRL_CONF_START) + sizeof(config_regs))
|
|
|
|
#define IDE_CTRL_CONF_PRIM_TIMING 0x40
|
|
#define IDE_CTRL_CONF_SEC_TIMING 0x42
|
|
#define IDE_CTRL_CONF_DEV_TIMING 0x44
|
|
#define IDE_CTRL_CONF_UDMA_CNTRL 0x48
|
|
#define IDE_CTRL_CONF_UDMA_TIMING 0x4A
|
|
#define IDE_CTRL_CONF_IDE_CONFIG 0x54
|
|
|
|
|
|
enum IdeRegType {
|
|
COMMAND_BLOCK,
|
|
CONTROL_BLOCK,
|
|
BMI_BLOCK
|
|
};
|
|
|
|
class IdeDisk;
|
|
class IntrControl;
|
|
class PciConfigAll;
|
|
class Platform;
|
|
|
|
/**
|
|
* Device model for an Intel PIIX4 IDE controller
|
|
*/
|
|
|
|
class IdeController : public PciDev
|
|
{
|
|
friend class IdeDisk;
|
|
|
|
enum IdeChannel {
|
|
PRIMARY = 0,
|
|
SECONDARY = 1
|
|
};
|
|
|
|
private:
|
|
/** Primary command block registers */
|
|
Addr pri_cmd_addr;
|
|
Addr pri_cmd_size;
|
|
/** Primary control block registers */
|
|
Addr pri_ctrl_addr;
|
|
Addr pri_ctrl_size;
|
|
/** Secondary command block registers */
|
|
Addr sec_cmd_addr;
|
|
Addr sec_cmd_size;
|
|
/** Secondary control block registers */
|
|
Addr sec_ctrl_addr;
|
|
Addr sec_ctrl_size;
|
|
/** Bus master interface (BMI) registers */
|
|
Addr bmi_addr;
|
|
Addr bmi_size;
|
|
|
|
private:
|
|
/** Registers used for bus master interface */
|
|
union {
|
|
uint8_t data[16];
|
|
|
|
struct {
|
|
uint8_t bmic0;
|
|
uint8_t reserved_0;
|
|
uint8_t bmis0;
|
|
uint8_t reserved_1;
|
|
uint32_t bmidtp0;
|
|
uint8_t bmic1;
|
|
uint8_t reserved_2;
|
|
uint8_t bmis1;
|
|
uint8_t reserved_3;
|
|
uint32_t bmidtp1;
|
|
};
|
|
|
|
struct {
|
|
uint8_t bmic;
|
|
uint8_t reserved_4;
|
|
uint8_t bmis;
|
|
uint8_t reserved_5;
|
|
uint32_t bmidtp;
|
|
} chan[2];
|
|
|
|
} bmi_regs;
|
|
/** Shadows of the device select bit */
|
|
uint8_t dev[2];
|
|
/** Registers used in device specific PCI configuration */
|
|
union {
|
|
uint8_t data[22];
|
|
|
|
struct {
|
|
uint16_t idetim0;
|
|
uint16_t idetim1;
|
|
uint8_t sidetim;
|
|
uint8_t reserved_0[3];
|
|
uint8_t udmactl;
|
|
uint8_t reserved_1;
|
|
uint16_t udmatim;
|
|
uint8_t reserved_2[8];
|
|
uint16_t ideconfig;
|
|
};
|
|
} config_regs;
|
|
|
|
// Internal management variables
|
|
bool io_enabled;
|
|
bool bm_enabled;
|
|
bool cmd_in_progress[4];
|
|
|
|
private:
|
|
/** IDE disks connected to controller */
|
|
IdeDisk *disks[4];
|
|
|
|
private:
|
|
/** Parse the access address to pass on to device */
|
|
void parseAddr(const Addr &addr, Addr &offset, IdeChannel &channel,
|
|
IdeRegType ®_type);
|
|
|
|
/** Select the disk based on the channel and device bit */
|
|
int getDisk(IdeChannel channel);
|
|
|
|
/** Select the disk based on a pointer */
|
|
int getDisk(IdeDisk *diskPtr);
|
|
|
|
public:
|
|
/** See if a disk is selected based on its pointer */
|
|
bool isDiskSelected(IdeDisk *diskPtr);
|
|
|
|
public:
|
|
typedef IdeControllerParams Params;
|
|
const Params *params() const { return (const Params *)_params; }
|
|
IdeController(Params *p);
|
|
~IdeController();
|
|
|
|
virtual Tick writeConfig(PacketPtr pkt);
|
|
virtual Tick readConfig(PacketPtr pkt);
|
|
|
|
void setDmaComplete(IdeDisk *disk);
|
|
|
|
/**
|
|
* Read a done field for a given target.
|
|
* @param pkt Packet describing what is to be read
|
|
* @return The amount of time to complete this request
|
|
*/
|
|
virtual Tick read(PacketPtr pkt);
|
|
|
|
/**
|
|
* Write a done field for a given target.
|
|
* @param pkt Packet describing what is to be written
|
|
* @return The amount of time to complete this request
|
|
*/
|
|
virtual Tick write(PacketPtr pkt);
|
|
|
|
/**
|
|
* Serialize this object to the given output stream.
|
|
* @param os The stream to serialize to.
|
|
*/
|
|
virtual void serialize(std::ostream &os);
|
|
|
|
/**
|
|
* Reconstruct the state of this object from a checkpoint.
|
|
* @param cp The checkpoint use.
|
|
* @param section The section name of this object
|
|
*/
|
|
virtual void unserialize(Checkpoint *cp, const std::string §ion);
|
|
|
|
};
|
|
#endif // __IDE_CTRL_HH_
|