1047 lines
120 KiB
Text
1047 lines
120 KiB
Text
|
|
---------- Begin Simulation Statistics ----------
|
|
sim_seconds 0.064255 # Number of seconds simulated
|
|
sim_ticks 64255452000 # Number of ticks simulated
|
|
final_tick 64255452000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
|
|
sim_freq 1000000000000 # Frequency of simulated ticks
|
|
host_inst_rate 260947 # Simulator instruction rate (inst/s)
|
|
host_op_rate 260947 # Simulator op (including micro ops) rate (op/s)
|
|
host_tick_rate 44644346 # Simulator tick rate (ticks/s)
|
|
host_mem_usage 259540 # Number of bytes of host memory used
|
|
host_seconds 1439.27 # Real time elapsed on the host
|
|
sim_insts 375574794 # Number of instructions simulated
|
|
sim_ops 375574794 # Number of ops (including micro ops) simulated
|
|
system.voltage_domain.voltage 1 # Voltage in Volts
|
|
system.clk_domain.clock 1000 # Clock period in ticks
|
|
system.physmem.pwrStateResidencyTicks::UNDEFINED 64255452000 # Cumulative time (in ticks) in various power states
|
|
system.physmem.bytes_read::cpu.inst 220800 # Number of bytes read from this memory
|
|
system.physmem.bytes_read::cpu.data 255296 # Number of bytes read from this memory
|
|
system.physmem.bytes_read::total 476096 # Number of bytes read from this memory
|
|
system.physmem.bytes_inst_read::cpu.inst 220800 # Number of instructions bytes read from this memory
|
|
system.physmem.bytes_inst_read::total 220800 # Number of instructions bytes read from this memory
|
|
system.physmem.num_reads::cpu.inst 3450 # Number of read requests responded to by this memory
|
|
system.physmem.num_reads::cpu.data 3989 # Number of read requests responded to by this memory
|
|
system.physmem.num_reads::total 7439 # Number of read requests responded to by this memory
|
|
system.physmem.bw_read::cpu.inst 3436284 # Total read bandwidth from this memory (bytes/s)
|
|
system.physmem.bw_read::cpu.data 3973141 # Total read bandwidth from this memory (bytes/s)
|
|
system.physmem.bw_read::total 7409426 # Total read bandwidth from this memory (bytes/s)
|
|
system.physmem.bw_inst_read::cpu.inst 3436284 # Instruction read bandwidth from this memory (bytes/s)
|
|
system.physmem.bw_inst_read::total 3436284 # Instruction read bandwidth from this memory (bytes/s)
|
|
system.physmem.bw_total::cpu.inst 3436284 # Total bandwidth to/from this memory (bytes/s)
|
|
system.physmem.bw_total::cpu.data 3973141 # Total bandwidth to/from this memory (bytes/s)
|
|
system.physmem.bw_total::total 7409426 # Total bandwidth to/from this memory (bytes/s)
|
|
system.physmem.readReqs 7439 # Number of read requests accepted
|
|
system.physmem.writeReqs 0 # Number of write requests accepted
|
|
system.physmem.readBursts 7439 # Number of DRAM read bursts, including those serviced by the write queue
|
|
system.physmem.writeBursts 0 # Number of DRAM write bursts, including those merged in the write queue
|
|
system.physmem.bytesReadDRAM 476096 # Total number of bytes read from DRAM
|
|
system.physmem.bytesReadWrQ 0 # Total number of bytes read from write queue
|
|
system.physmem.bytesWritten 0 # Total number of bytes written to DRAM
|
|
system.physmem.bytesReadSys 476096 # Total read bytes from the system interface side
|
|
system.physmem.bytesWrittenSys 0 # Total written bytes from the system interface side
|
|
system.physmem.servicedByWrQ 0 # Number of DRAM read bursts serviced by the write queue
|
|
system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one
|
|
system.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write
|
|
system.physmem.perBankRdBursts::0 524 # Per bank write bursts
|
|
system.physmem.perBankRdBursts::1 651 # Per bank write bursts
|
|
system.physmem.perBankRdBursts::2 450 # Per bank write bursts
|
|
system.physmem.perBankRdBursts::3 600 # Per bank write bursts
|
|
system.physmem.perBankRdBursts::4 446 # Per bank write bursts
|
|
system.physmem.perBankRdBursts::5 454 # Per bank write bursts
|
|
system.physmem.perBankRdBursts::6 513 # Per bank write bursts
|
|
system.physmem.perBankRdBursts::7 524 # Per bank write bursts
|
|
system.physmem.perBankRdBursts::8 438 # Per bank write bursts
|
|
system.physmem.perBankRdBursts::9 408 # Per bank write bursts
|
|
system.physmem.perBankRdBursts::10 339 # Per bank write bursts
|
|
system.physmem.perBankRdBursts::11 306 # Per bank write bursts
|
|
system.physmem.perBankRdBursts::12 414 # Per bank write bursts
|
|
system.physmem.perBankRdBursts::13 540 # Per bank write bursts
|
|
system.physmem.perBankRdBursts::14 452 # Per bank write bursts
|
|
system.physmem.perBankRdBursts::15 380 # Per bank write bursts
|
|
system.physmem.perBankWrBursts::0 0 # Per bank write bursts
|
|
system.physmem.perBankWrBursts::1 0 # Per bank write bursts
|
|
system.physmem.perBankWrBursts::2 0 # Per bank write bursts
|
|
system.physmem.perBankWrBursts::3 0 # Per bank write bursts
|
|
system.physmem.perBankWrBursts::4 0 # Per bank write bursts
|
|
system.physmem.perBankWrBursts::5 0 # Per bank write bursts
|
|
system.physmem.perBankWrBursts::6 0 # Per bank write bursts
|
|
system.physmem.perBankWrBursts::7 0 # Per bank write bursts
|
|
system.physmem.perBankWrBursts::8 0 # Per bank write bursts
|
|
system.physmem.perBankWrBursts::9 0 # Per bank write bursts
|
|
system.physmem.perBankWrBursts::10 0 # Per bank write bursts
|
|
system.physmem.perBankWrBursts::11 0 # Per bank write bursts
|
|
system.physmem.perBankWrBursts::12 0 # Per bank write bursts
|
|
system.physmem.perBankWrBursts::13 0 # Per bank write bursts
|
|
system.physmem.perBankWrBursts::14 0 # Per bank write bursts
|
|
system.physmem.perBankWrBursts::15 0 # Per bank write bursts
|
|
system.physmem.numRdRetry 0 # Number of times read queue was full causing retry
|
|
system.physmem.numWrRetry 0 # Number of times write queue was full causing retry
|
|
system.physmem.totGap 64255349500 # Total gap between requests
|
|
system.physmem.readPktSize::0 0 # Read request sizes (log2)
|
|
system.physmem.readPktSize::1 0 # Read request sizes (log2)
|
|
system.physmem.readPktSize::2 0 # Read request sizes (log2)
|
|
system.physmem.readPktSize::3 0 # Read request sizes (log2)
|
|
system.physmem.readPktSize::4 0 # Read request sizes (log2)
|
|
system.physmem.readPktSize::5 0 # Read request sizes (log2)
|
|
system.physmem.readPktSize::6 7439 # Read request sizes (log2)
|
|
system.physmem.writePktSize::0 0 # Write request sizes (log2)
|
|
system.physmem.writePktSize::1 0 # Write request sizes (log2)
|
|
system.physmem.writePktSize::2 0 # Write request sizes (log2)
|
|
system.physmem.writePktSize::3 0 # Write request sizes (log2)
|
|
system.physmem.writePktSize::4 0 # Write request sizes (log2)
|
|
system.physmem.writePktSize::5 0 # Write request sizes (log2)
|
|
system.physmem.writePktSize::6 0 # Write request sizes (log2)
|
|
system.physmem.rdQLenPdf::0 3982 # What read queue length does an incoming req see
|
|
system.physmem.rdQLenPdf::1 2008 # What read queue length does an incoming req see
|
|
system.physmem.rdQLenPdf::2 898 # What read queue length does an incoming req see
|
|
system.physmem.rdQLenPdf::3 438 # What read queue length does an incoming req see
|
|
system.physmem.rdQLenPdf::4 111 # What read queue length does an incoming req see
|
|
system.physmem.rdQLenPdf::5 2 # What read queue length does an incoming req see
|
|
system.physmem.rdQLenPdf::6 0 # What read queue length does an incoming req see
|
|
system.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see
|
|
system.physmem.rdQLenPdf::8 0 # What read queue length does an incoming req see
|
|
system.physmem.rdQLenPdf::9 0 # What read queue length does an incoming req see
|
|
system.physmem.rdQLenPdf::10 0 # What read queue length does an incoming req see
|
|
system.physmem.rdQLenPdf::11 0 # What read queue length does an incoming req see
|
|
system.physmem.rdQLenPdf::12 0 # What read queue length does an incoming req see
|
|
system.physmem.rdQLenPdf::13 0 # What read queue length does an incoming req see
|
|
system.physmem.rdQLenPdf::14 0 # What read queue length does an incoming req see
|
|
system.physmem.rdQLenPdf::15 0 # What read queue length does an incoming req see
|
|
system.physmem.rdQLenPdf::16 0 # What read queue length does an incoming req see
|
|
system.physmem.rdQLenPdf::17 0 # What read queue length does an incoming req see
|
|
system.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see
|
|
system.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see
|
|
system.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see
|
|
system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see
|
|
system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see
|
|
system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see
|
|
system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see
|
|
system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see
|
|
system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see
|
|
system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see
|
|
system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see
|
|
system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see
|
|
system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see
|
|
system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::0 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::1 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::2 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::3 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::4 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::5 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::6 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::7 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::8 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::9 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::10 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::11 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::12 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::13 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::14 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::15 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::16 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::17 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::18 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::19 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::20 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::21 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::22 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::23 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::24 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::25 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::26 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::27 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::28 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::29 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::30 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::32 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::33 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::34 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::35 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::36 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::37 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::38 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::39 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::40 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::41 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::42 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::43 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::44 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::45 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::46 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::47 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::48 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::49 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::50 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::51 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::52 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::53 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::54 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::55 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::56 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::57 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::58 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::59 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::60 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see
|
|
system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see
|
|
system.physmem.bytesPerActivate::samples 1349 # Bytes accessed per row activation
|
|
system.physmem.bytesPerActivate::mean 351.644181 # Bytes accessed per row activation
|
|
system.physmem.bytesPerActivate::gmean 209.715239 # Bytes accessed per row activation
|
|
system.physmem.bytesPerActivate::stdev 347.080632 # Bytes accessed per row activation
|
|
system.physmem.bytesPerActivate::0-127 429 31.80% 31.80% # Bytes accessed per row activation
|
|
system.physmem.bytesPerActivate::128-255 311 23.05% 54.86% # Bytes accessed per row activation
|
|
system.physmem.bytesPerActivate::256-383 151 11.19% 66.05% # Bytes accessed per row activation
|
|
system.physmem.bytesPerActivate::384-511 87 6.45% 72.50% # Bytes accessed per row activation
|
|
system.physmem.bytesPerActivate::512-639 68 5.04% 77.54% # Bytes accessed per row activation
|
|
system.physmem.bytesPerActivate::640-767 39 2.89% 80.43% # Bytes accessed per row activation
|
|
system.physmem.bytesPerActivate::768-895 38 2.82% 83.25% # Bytes accessed per row activation
|
|
system.physmem.bytesPerActivate::896-1023 30 2.22% 85.47% # Bytes accessed per row activation
|
|
system.physmem.bytesPerActivate::1024-1151 196 14.53% 100.00% # Bytes accessed per row activation
|
|
system.physmem.bytesPerActivate::total 1349 # Bytes accessed per row activation
|
|
system.physmem.totQLat 165053250 # Total ticks spent queuing
|
|
system.physmem.totMemAccLat 304534500 # Total ticks spent from burst creation until serviced by the DRAM
|
|
system.physmem.totBusLat 37195000 # Total ticks spent in databus transfers
|
|
system.physmem.avgQLat 22187.56 # Average queueing delay per DRAM burst
|
|
system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst
|
|
system.physmem.avgMemAccLat 40937.56 # Average memory access latency per DRAM burst
|
|
system.physmem.avgRdBW 7.41 # Average DRAM read bandwidth in MiByte/s
|
|
system.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MiByte/s
|
|
system.physmem.avgRdBWSys 7.41 # Average system read bandwidth in MiByte/s
|
|
system.physmem.avgWrBWSys 0.00 # Average system write bandwidth in MiByte/s
|
|
system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s
|
|
system.physmem.busUtil 0.06 # Data bus utilization in percentage
|
|
system.physmem.busUtilRead 0.06 # Data bus utilization in percentage for reads
|
|
system.physmem.busUtilWrite 0.00 # Data bus utilization in percentage for writes
|
|
system.physmem.avgRdQLen 1.05 # Average read queue length when enqueuing
|
|
system.physmem.avgWrQLen 0.00 # Average write queue length when enqueuing
|
|
system.physmem.readRowHits 6085 # Number of row buffer hits during reads
|
|
system.physmem.writeRowHits 0 # Number of row buffer hits during writes
|
|
system.physmem.readRowHitRate 81.80 # Row buffer hit rate for reads
|
|
system.physmem.writeRowHitRate nan # Row buffer hit rate for writes
|
|
system.physmem.avgGap 8637632.68 # Average gap between requests
|
|
system.physmem.pageHitRate 81.80 # Row buffer hit rate, read and write combined
|
|
system.physmem_0.actEnergy 5454960 # Energy for activate commands per rank (pJ)
|
|
system.physmem_0.preEnergy 2880405 # Energy for precharge commands per rank (pJ)
|
|
system.physmem_0.readEnergy 29716680 # Energy for read commands per rank (pJ)
|
|
system.physmem_0.writeEnergy 0 # Energy for write commands per rank (pJ)
|
|
system.physmem_0.refreshEnergy 128459760.000000 # Energy for refresh commands per rank (pJ)
|
|
system.physmem_0.actBackEnergy 63558420 # Energy for active background per rank (pJ)
|
|
system.physmem_0.preBackEnergy 5463840 # Energy for precharge background per rank (pJ)
|
|
system.physmem_0.actPowerDownEnergy 397888500 # Energy for active power-down per rank (pJ)
|
|
system.physmem_0.prePowerDownEnergy 152192640 # Energy for precharge power-down per rank (pJ)
|
|
system.physmem_0.selfRefreshEnergy 15095921460 # Energy for self refresh per rank (pJ)
|
|
system.physmem_0.totalEnergy 15881536665 # Total energy per rank (pJ)
|
|
system.physmem_0.averagePower 247.162475 # Core power per rank (mW)
|
|
system.physmem_0.totalIdleTime 64101767750 # Total Idle time Per DRAM Rank
|
|
system.physmem_0.memoryStateTime::IDLE 8572500 # Time in different power states
|
|
system.physmem_0.memoryStateTime::REF 54520000 # Time in different power states
|
|
system.physmem_0.memoryStateTime::SREF 62832935750 # Time in different power states
|
|
system.physmem_0.memoryStateTime::PRE_PDN 396328750 # Time in different power states
|
|
system.physmem_0.memoryStateTime::ACT 90536500 # Time in different power states
|
|
system.physmem_0.memoryStateTime::ACT_PDN 872558500 # Time in different power states
|
|
system.physmem_1.actEnergy 4212600 # Energy for activate commands per rank (pJ)
|
|
system.physmem_1.preEnergy 2239050 # Energy for precharge commands per rank (pJ)
|
|
system.physmem_1.readEnergy 23397780 # Energy for read commands per rank (pJ)
|
|
system.physmem_1.writeEnergy 0 # Energy for write commands per rank (pJ)
|
|
system.physmem_1.refreshEnergy 172713840.000000 # Energy for refresh commands per rank (pJ)
|
|
system.physmem_1.actBackEnergy 67790100 # Energy for active background per rank (pJ)
|
|
system.physmem_1.preBackEnergy 10409760 # Energy for precharge background per rank (pJ)
|
|
system.physmem_1.actPowerDownEnergy 394655460 # Energy for active power-down per rank (pJ)
|
|
system.physmem_1.prePowerDownEnergy 234464640 # Energy for precharge power-down per rank (pJ)
|
|
system.physmem_1.selfRefreshEnergy 15065735460 # Energy for self refresh per rank (pJ)
|
|
system.physmem_1.totalEnergy 15975618690 # Total energy per rank (pJ)
|
|
system.physmem_1.averagePower 248.626662 # Core power per rank (mW)
|
|
system.physmem_1.totalIdleTime 64079571000 # Total Idle time Per DRAM Rank
|
|
system.physmem_1.memoryStateTime::IDLE 20607500 # Time in different power states
|
|
system.physmem_1.memoryStateTime::REF 73504000 # Time in different power states
|
|
system.physmem_1.memoryStateTime::SREF 62603628000 # Time in different power states
|
|
system.physmem_1.memoryStateTime::PRE_PDN 610590500 # Time in different power states
|
|
system.physmem_1.memoryStateTime::ACT 81643000 # Time in different power states
|
|
system.physmem_1.memoryStateTime::ACT_PDN 865479000 # Time in different power states
|
|
system.pwrStateResidencyTicks::UNDEFINED 64255452000 # Cumulative time (in ticks) in various power states
|
|
system.cpu.branchPred.lookups 47858833 # Number of BP lookups
|
|
system.cpu.branchPred.condPredicted 27887840 # Number of conditional branches predicted
|
|
system.cpu.branchPred.condIncorrect 573531 # Number of conditional branches incorrect
|
|
system.cpu.branchPred.BTBLookups 23350857 # Number of BTB lookups
|
|
system.cpu.branchPred.BTBHits 19575248 # Number of BTB hits
|
|
system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
|
|
system.cpu.branchPred.BTBHitPct 83.830962 # BTB Hit Percentage
|
|
system.cpu.branchPred.usedRAS 8687752 # Number of times the RAS was used to get a target.
|
|
system.cpu.branchPred.RASInCorrect 1405 # Number of incorrect RAS predictions.
|
|
system.cpu.branchPred.indirectLookups 2338807 # Number of indirect predictor lookups.
|
|
system.cpu.branchPred.indirectHits 2307668 # Number of indirect target hits.
|
|
system.cpu.branchPred.indirectMisses 31139 # Number of indirect misses.
|
|
system.cpu.branchPredindirectMispredicted 111329 # Number of mispredicted indirect branches.
|
|
system.cpu_clk_domain.clock 500 # Clock period in ticks
|
|
system.cpu.dtb.fetch_hits 0 # ITB hits
|
|
system.cpu.dtb.fetch_misses 0 # ITB misses
|
|
system.cpu.dtb.fetch_acv 0 # ITB acv
|
|
system.cpu.dtb.fetch_accesses 0 # ITB accesses
|
|
system.cpu.dtb.read_hits 98831063 # DTB read hits
|
|
system.cpu.dtb.read_misses 28342 # DTB read misses
|
|
system.cpu.dtb.read_acv 849 # DTB read access violations
|
|
system.cpu.dtb.read_accesses 98859405 # DTB read accesses
|
|
system.cpu.dtb.write_hits 75501441 # DTB write hits
|
|
system.cpu.dtb.write_misses 1449 # DTB write misses
|
|
system.cpu.dtb.write_acv 3 # DTB write access violations
|
|
system.cpu.dtb.write_accesses 75502890 # DTB write accesses
|
|
system.cpu.dtb.data_hits 174332504 # DTB hits
|
|
system.cpu.dtb.data_misses 29791 # DTB misses
|
|
system.cpu.dtb.data_acv 852 # DTB access violations
|
|
system.cpu.dtb.data_accesses 174362295 # DTB accesses
|
|
system.cpu.itb.fetch_hits 46958874 # ITB hits
|
|
system.cpu.itb.fetch_misses 432 # ITB misses
|
|
system.cpu.itb.fetch_acv 5 # ITB acv
|
|
system.cpu.itb.fetch_accesses 46959306 # ITB accesses
|
|
system.cpu.itb.read_hits 0 # DTB read hits
|
|
system.cpu.itb.read_misses 0 # DTB read misses
|
|
system.cpu.itb.read_acv 0 # DTB read access violations
|
|
system.cpu.itb.read_accesses 0 # DTB read accesses
|
|
system.cpu.itb.write_hits 0 # DTB write hits
|
|
system.cpu.itb.write_misses 0 # DTB write misses
|
|
system.cpu.itb.write_acv 0 # DTB write access violations
|
|
system.cpu.itb.write_accesses 0 # DTB write accesses
|
|
system.cpu.itb.data_hits 0 # DTB hits
|
|
system.cpu.itb.data_misses 0 # DTB misses
|
|
system.cpu.itb.data_acv 0 # DTB access violations
|
|
system.cpu.itb.data_accesses 0 # DTB accesses
|
|
system.cpu.workload.num_syscalls 215 # Number of system calls
|
|
system.cpu.pwrStateResidencyTicks::ON 64255452000 # Cumulative time (in ticks) in various power states
|
|
system.cpu.numCycles 128510907 # number of cpu cycles simulated
|
|
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
|
|
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
|
|
system.cpu.fetch.icacheStallCycles 47429437 # Number of cycles fetch is stalled on an Icache miss
|
|
system.cpu.fetch.Insts 424837073 # Number of instructions fetch has processed
|
|
system.cpu.fetch.Branches 47858833 # Number of branches that fetch encountered
|
|
system.cpu.fetch.predictedBranches 30570668 # Number of branches that fetch has predicted taken
|
|
system.cpu.fetch.Cycles 80085665 # Number of cycles fetch has run and was not squashing or blocked
|
|
system.cpu.fetch.SquashCycles 1247776 # Number of cycles fetch has spent squashing
|
|
system.cpu.fetch.TlbCycles 13 # Number of cycles fetch has spent waiting for tlb
|
|
system.cpu.fetch.MiscStallCycles 297 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
|
|
system.cpu.fetch.PendingTrapStallCycles 13295 # Number of stall cycles due to pending traps
|
|
system.cpu.fetch.IcacheWaitRetryStallCycles 79 # Number of stall cycles due to full MSHR
|
|
system.cpu.fetch.CacheLines 46958874 # Number of cache lines fetched
|
|
system.cpu.fetch.IcacheSquashes 226146 # Number of outstanding Icache misses that were squashed
|
|
system.cpu.fetch.rateDist::samples 128152674 # Number of instructions fetched each cycle (Total)
|
|
system.cpu.fetch.rateDist::mean 3.315086 # Number of instructions fetched each cycle (Total)
|
|
system.cpu.fetch.rateDist::stdev 3.349633 # Number of instructions fetched each cycle (Total)
|
|
system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
|
|
system.cpu.fetch.rateDist::0 53168247 41.49% 41.49% # Number of instructions fetched each cycle (Total)
|
|
system.cpu.fetch.rateDist::1 4330315 3.38% 44.87% # Number of instructions fetched each cycle (Total)
|
|
system.cpu.fetch.rateDist::2 6713619 5.24% 50.11% # Number of instructions fetched each cycle (Total)
|
|
system.cpu.fetch.rateDist::3 5107106 3.99% 54.09% # Number of instructions fetched each cycle (Total)
|
|
system.cpu.fetch.rateDist::4 10970093 8.56% 62.65% # Number of instructions fetched each cycle (Total)
|
|
system.cpu.fetch.rateDist::5 7524949 5.87% 68.52% # Number of instructions fetched each cycle (Total)
|
|
system.cpu.fetch.rateDist::6 5303300 4.14% 72.66% # Number of instructions fetched each cycle (Total)
|
|
system.cpu.fetch.rateDist::7 1847075 1.44% 74.10% # Number of instructions fetched each cycle (Total)
|
|
system.cpu.fetch.rateDist::8 33187970 25.90% 100.00% # Number of instructions fetched each cycle (Total)
|
|
system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
|
|
system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
|
|
system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
|
|
system.cpu.fetch.rateDist::total 128152674 # Number of instructions fetched each cycle (Total)
|
|
system.cpu.fetch.branchRate 0.372411 # Number of branch fetches per cycle
|
|
system.cpu.fetch.rate 3.305844 # Number of inst fetches per cycle
|
|
system.cpu.decode.IdleCycles 42097840 # Number of cycles decode is idle
|
|
system.cpu.decode.BlockedCycles 13659925 # Number of cycles decode is blocked
|
|
system.cpu.decode.RunCycles 67904561 # Number of cycles decode is running
|
|
system.cpu.decode.UnblockCycles 3870622 # Number of cycles decode is unblocking
|
|
system.cpu.decode.SquashCycles 619726 # Number of cycles decode is squashing
|
|
system.cpu.decode.BranchResolved 8883416 # Number of times decode resolved a branch
|
|
system.cpu.decode.BranchMispred 4205 # Number of times decode detected a branch misprediction
|
|
system.cpu.decode.DecodedInsts 421920314 # Number of instructions handled by decode
|
|
system.cpu.decode.SquashedInsts 13831 # Number of squashed instructions handled by decode
|
|
system.cpu.rename.SquashCycles 619726 # Number of cycles rename is squashing
|
|
system.cpu.rename.IdleCycles 43662514 # Number of cycles rename is idle
|
|
system.cpu.rename.BlockCycles 3075430 # Number of cycles rename is blocking
|
|
system.cpu.rename.serializeStallCycles 529984 # count of cycles rename stalled for serializing inst
|
|
system.cpu.rename.RunCycles 70109441 # Number of cycles rename is running
|
|
system.cpu.rename.UnblockCycles 10155579 # Number of cycles rename is unblocking
|
|
system.cpu.rename.RenamedInsts 419899923 # Number of instructions processed by rename
|
|
system.cpu.rename.ROBFullEvents 443686 # Number of times rename has blocked due to ROB full
|
|
system.cpu.rename.IQFullEvents 2538434 # Number of times rename has blocked due to IQ full
|
|
system.cpu.rename.LQFullEvents 2849903 # Number of times rename has blocked due to LQ full
|
|
system.cpu.rename.SQFullEvents 3565226 # Number of times rename has blocked due to SQ full
|
|
system.cpu.rename.RenamedOperands 273976095 # Number of destination operands rename has renamed
|
|
system.cpu.rename.RenameLookups 552171720 # Number of register rename lookups that rename has made
|
|
system.cpu.rename.int_rename_lookups 393714640 # Number of integer rename lookups
|
|
system.cpu.rename.fp_rename_lookups 158457079 # Number of floating rename lookups
|
|
system.cpu.rename.CommittedMaps 259532319 # Number of HB maps that are committed
|
|
system.cpu.rename.UndoneMaps 14443776 # Number of HB maps that are undone due to squashing
|
|
system.cpu.rename.serializingInsts 37564 # count of serializing insts renamed
|
|
system.cpu.rename.tempSerializingInsts 298 # count of temporary serializing insts renamed
|
|
system.cpu.rename.skidInsts 15805009 # count of insts added to the skid buffer
|
|
system.cpu.memDep0.insertedLoads 99734698 # Number of loads inserted to the mem dependence unit.
|
|
system.cpu.memDep0.insertedStores 76520876 # Number of stores inserted to the mem dependence unit.
|
|
system.cpu.memDep0.conflictingLoads 11857010 # Number of conflicting loads.
|
|
system.cpu.memDep0.conflictingStores 9264279 # Number of conflicting stores.
|
|
system.cpu.iq.iqInstsAdded 392184083 # Number of instructions added to the IQ (excludes non-spec)
|
|
system.cpu.iq.iqNonSpecInstsAdded 290 # Number of non-speculative instructions added to the IQ
|
|
system.cpu.iq.iqInstsIssued 389210637 # Number of instructions issued
|
|
system.cpu.iq.iqSquashedInstsIssued 196187 # Number of squashed instructions issued
|
|
system.cpu.iq.iqSquashedInstsExamined 16609578 # Number of squashed instructions iterated over during squash; mainly for profiling
|
|
system.cpu.iq.iqSquashedOperandsExamined 7664570 # Number of squashed operands that are examined and possibly removed from graph
|
|
system.cpu.iq.iqSquashedNonSpecRemoved 75 # Number of squashed non-spec instructions that were removed
|
|
system.cpu.iq.issued_per_cycle::samples 128152674 # Number of insts issued each cycle
|
|
system.cpu.iq.issued_per_cycle::mean 3.037086 # Number of insts issued each cycle
|
|
system.cpu.iq.issued_per_cycle::stdev 2.181467 # Number of insts issued each cycle
|
|
system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
|
|
system.cpu.iq.issued_per_cycle::0 17313559 13.51% 13.51% # Number of insts issued each cycle
|
|
system.cpu.iq.issued_per_cycle::1 19411245 15.15% 28.66% # Number of insts issued each cycle
|
|
system.cpu.iq.issued_per_cycle::2 22012922 17.18% 45.83% # Number of insts issued each cycle
|
|
system.cpu.iq.issued_per_cycle::3 17948678 14.01% 59.84% # Number of insts issued each cycle
|
|
system.cpu.iq.issued_per_cycle::4 19074074 14.88% 74.72% # Number of insts issued each cycle
|
|
system.cpu.iq.issued_per_cycle::5 13271943 10.36% 85.08% # Number of insts issued each cycle
|
|
system.cpu.iq.issued_per_cycle::6 8797733 6.87% 91.95% # Number of insts issued each cycle
|
|
system.cpu.iq.issued_per_cycle::7 6095055 4.76% 96.70% # Number of insts issued each cycle
|
|
system.cpu.iq.issued_per_cycle::8 4227465 3.30% 100.00% # Number of insts issued each cycle
|
|
system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
|
|
system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
|
|
system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle
|
|
system.cpu.iq.issued_per_cycle::total 128152674 # Number of insts issued each cycle
|
|
system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::IntAlu 253970 1.40% 1.40% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::IntMult 2 0.00% 1.40% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::IntDiv 0 0.00% 1.40% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::FloatAdd 138834 0.77% 2.17% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::FloatCmp 79013 0.44% 2.60% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::FloatCvt 3594 0.02% 2.62% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::FloatMult 3443745 19.00% 21.62% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::FloatDiv 1647907 9.09% 30.72% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::FloatSqrt 0 0.00% 30.72% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::SimdAdd 0 0.00% 30.72% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 30.72% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::SimdAlu 0 0.00% 30.72% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::SimdCmp 0 0.00% 30.72% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::SimdCvt 0 0.00% 30.72% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::SimdMisc 0 0.00% 30.72% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::SimdMult 0 0.00% 30.72% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 30.72% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::SimdShift 0 0.00% 30.72% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 30.72% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::SimdSqrt 0 0.00% 30.72% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 30.72% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 30.72% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 30.72% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 30.72% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 30.72% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 30.72% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 30.72% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 30.72% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 30.72% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::MemRead 8047413 44.40% 75.12% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::MemWrite 4509145 24.88% 100.00% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
|
|
system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
|
|
system.cpu.iq.FU_type_0::No_OpClass 33581 0.01% 0.01% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::IntAlu 146989472 37.77% 37.77% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::IntMult 2128309 0.55% 38.32% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::IntDiv 0 0.00% 38.32% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::FloatAdd 36418443 9.36% 47.68% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::FloatCmp 7355119 1.89% 49.57% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::FloatCvt 2800065 0.72% 50.29% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::FloatMult 16556449 4.25% 54.54% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::FloatDiv 1584163 0.41% 54.95% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 54.95% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 54.95% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 54.95% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 54.95% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 54.95% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 54.95% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 54.95% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::SimdMult 0 0.00% 54.95% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 54.95% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::SimdShift 0 0.00% 54.95% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 54.95% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 54.95% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 54.95% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 54.95% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 54.95% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 54.95% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 54.95% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 54.95% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 54.95% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 54.95% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 54.95% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::MemRead 99502948 25.57% 80.51% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::MemWrite 75842088 19.49% 100.00% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
|
|
system.cpu.iq.FU_type_0::total 389210637 # Type of FU issued
|
|
system.cpu.iq.rate 3.028619 # Inst issue rate
|
|
system.cpu.iq.fu_busy_cnt 18123623 # FU busy when requested
|
|
system.cpu.iq.fu_busy_rate 0.046565 # FU busy rate (busy events/executed inst)
|
|
system.cpu.iq.int_inst_queue_reads 592644502 # Number of integer instruction queue reads
|
|
system.cpu.iq.int_inst_queue_writes 242185048 # Number of integer instruction queue writes
|
|
system.cpu.iq.int_inst_queue_wakeup_accesses 227933309 # Number of integer instruction queue wakeup accesses
|
|
system.cpu.iq.fp_inst_queue_reads 332249256 # Number of floating instruction queue reads
|
|
system.cpu.iq.fp_inst_queue_writes 166679024 # Number of floating instruction queue writes
|
|
system.cpu.iq.fp_inst_queue_wakeup_accesses 158288157 # Number of floating instruction queue wakeup accesses
|
|
system.cpu.iq.int_alu_accesses 234729597 # Number of integer alu accesses
|
|
system.cpu.iq.fp_alu_accesses 172571082 # Number of floating point alu accesses
|
|
system.cpu.iew.lsq.thread0.forwLoads 19364531 # Number of loads that had data forwarded from stores
|
|
system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
|
|
system.cpu.iew.lsq.thread0.squashedLoads 4980212 # Number of loads squashed
|
|
system.cpu.iew.lsq.thread0.ignoredResponses 92962 # Number of memory responses ignored because the instruction is squashed
|
|
system.cpu.iew.lsq.thread0.memOrderViolation 70485 # Number of memory ordering violations
|
|
system.cpu.iew.lsq.thread0.squashedStores 3000148 # Number of stores squashed
|
|
system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
|
|
system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
|
|
system.cpu.iew.lsq.thread0.rescheduledLoads 382479 # Number of loads that were rescheduled
|
|
system.cpu.iew.lsq.thread0.cacheBlocked 3666 # Number of times an access to memory failed due to the cache being blocked
|
|
system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle
|
|
system.cpu.iew.iewSquashCycles 619726 # Number of cycles IEW is squashing
|
|
system.cpu.iew.iewBlockCycles 1854972 # Number of cycles IEW is blocking
|
|
system.cpu.iew.iewUnblockCycles 162334 # Number of cycles IEW is unblocking
|
|
system.cpu.iew.iewDispatchedInsts 415907776 # Number of instructions dispatched to IQ
|
|
system.cpu.iew.iewDispSquashedInsts 109026 # Number of squashed instructions skipped by dispatch
|
|
system.cpu.iew.iewDispLoadInsts 99734698 # Number of dispatched load instructions
|
|
system.cpu.iew.iewDispStoreInsts 76520876 # Number of dispatched store instructions
|
|
system.cpu.iew.iewDispNonSpecInsts 290 # Number of dispatched non-speculative instructions
|
|
system.cpu.iew.iewIQFullEvents 8920 # Number of times the IQ has become full, causing a stall
|
|
system.cpu.iew.iewLSQFullEvents 152322 # Number of times the LSQ has become full, causing a stall
|
|
system.cpu.iew.memOrderViolationEvents 70485 # Number of memory order violations
|
|
system.cpu.iew.predictedTakenIncorrect 412161 # Number of branches that were predicted taken incorrectly
|
|
system.cpu.iew.predictedNotTakenIncorrect 230865 # Number of branches that were predicted not taken incorrectly
|
|
system.cpu.iew.branchMispredicts 643026 # Number of branch mispredicts detected at execute
|
|
system.cpu.iew.iewExecutedInsts 387624331 # Number of executed instructions
|
|
system.cpu.iew.iewExecLoadInsts 98860283 # Number of load instructions executed
|
|
system.cpu.iew.iewExecSquashedInsts 1586306 # Number of squashed instructions skipped in execute
|
|
system.cpu.iew.exec_swp 0 # number of swp insts executed
|
|
system.cpu.iew.exec_nop 23723403 # number of nop insts executed
|
|
system.cpu.iew.exec_refs 174363211 # number of memory reference insts executed
|
|
system.cpu.iew.exec_branches 45864022 # Number of branches executed
|
|
system.cpu.iew.exec_stores 75502928 # Number of stores executed
|
|
system.cpu.iew.exec_rate 3.016276 # Inst execution rate
|
|
system.cpu.iew.wb_sent 386484413 # cumulative count of insts sent to commit
|
|
system.cpu.iew.wb_count 386221466 # cumulative count of insts written-back
|
|
system.cpu.iew.wb_producers 192314001 # num instructions producing a value
|
|
system.cpu.iew.wb_consumers 273852153 # num instructions consuming a value
|
|
system.cpu.iew.wb_rate 3.005359 # insts written-back per cycle
|
|
system.cpu.iew.wb_fanout 0.702255 # average fanout of values written-back
|
|
system.cpu.commit.commitSquashedInsts 17244606 # The number of squashed insts skipped by commit
|
|
system.cpu.commit.commitNonSpecStalls 215 # The number of times commit has been forced to stall to communicate backwards
|
|
system.cpu.commit.branchMispredicts 569369 # The number of times a branch was mispredicted
|
|
system.cpu.commit.committed_per_cycle::samples 125687681 # Number of insts commited each cycle
|
|
system.cpu.commit.committed_per_cycle::mean 3.171867 # Number of insts commited each cycle
|
|
system.cpu.commit.committed_per_cycle::stdev 3.248348 # Number of insts commited each cycle
|
|
system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
|
|
system.cpu.commit.committed_per_cycle::0 42136978 33.53% 33.53% # Number of insts commited each cycle
|
|
system.cpu.commit.committed_per_cycle::1 17569311 13.98% 47.50% # Number of insts commited each cycle
|
|
system.cpu.commit.committed_per_cycle::2 8725420 6.94% 54.45% # Number of insts commited each cycle
|
|
system.cpu.commit.committed_per_cycle::3 9050963 7.20% 61.65% # Number of insts commited each cycle
|
|
system.cpu.commit.committed_per_cycle::4 6228783 4.96% 66.60% # Number of insts commited each cycle
|
|
system.cpu.commit.committed_per_cycle::5 4113989 3.27% 69.88% # Number of insts commited each cycle
|
|
system.cpu.commit.committed_per_cycle::6 4743327 3.77% 73.65% # Number of insts commited each cycle
|
|
system.cpu.commit.committed_per_cycle::7 2404790 1.91% 75.56% # Number of insts commited each cycle
|
|
system.cpu.commit.committed_per_cycle::8 30714120 24.44% 100.00% # Number of insts commited each cycle
|
|
system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
|
|
system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
|
|
system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
|
|
system.cpu.commit.committed_per_cycle::total 125687681 # Number of insts commited each cycle
|
|
system.cpu.commit.committedInsts 398664569 # Number of instructions committed
|
|
system.cpu.commit.committedOps 398664569 # Number of ops (including micro ops) committed
|
|
system.cpu.commit.swp_count 0 # Number of s/w prefetches committed
|
|
system.cpu.commit.refs 168275214 # Number of memory references committed
|
|
system.cpu.commit.loads 94754486 # Number of loads committed
|
|
system.cpu.commit.membars 0 # Number of memory barriers committed
|
|
system.cpu.commit.branches 44587530 # Number of branches committed
|
|
system.cpu.commit.fp_insts 155295106 # Number of committed floating point instructions.
|
|
system.cpu.commit.int_insts 316365825 # Number of committed integer instructions.
|
|
system.cpu.commit.function_calls 8007752 # Number of function calls committed.
|
|
system.cpu.commit.op_class_0::No_OpClass 23123356 5.80% 5.80% # Class of committed instruction
|
|
system.cpu.commit.op_class_0::IntAlu 141652533 35.53% 41.33% # Class of committed instruction
|
|
system.cpu.commit.op_class_0::IntMult 2124322 0.53% 41.86% # Class of committed instruction
|
|
system.cpu.commit.op_class_0::IntDiv 0 0.00% 41.86% # Class of committed instruction
|
|
system.cpu.commit.op_class_0::FloatAdd 35620060 8.93% 50.80% # Class of committed instruction
|
|
system.cpu.commit.op_class_0::FloatCmp 7072549 1.77% 52.57% # Class of committed instruction
|
|
system.cpu.commit.op_class_0::FloatCvt 2735231 0.69% 53.26% # Class of committed instruction
|
|
system.cpu.commit.op_class_0::FloatMult 16498021 4.14% 57.40% # Class of committed instruction
|
|
system.cpu.commit.op_class_0::FloatDiv 1563283 0.39% 57.79% # Class of committed instruction
|
|
system.cpu.commit.op_class_0::FloatSqrt 0 0.00% 57.79% # Class of committed instruction
|
|
system.cpu.commit.op_class_0::SimdAdd 0 0.00% 57.79% # Class of committed instruction
|
|
system.cpu.commit.op_class_0::SimdAddAcc 0 0.00% 57.79% # Class of committed instruction
|
|
system.cpu.commit.op_class_0::SimdAlu 0 0.00% 57.79% # Class of committed instruction
|
|
system.cpu.commit.op_class_0::SimdCmp 0 0.00% 57.79% # Class of committed instruction
|
|
system.cpu.commit.op_class_0::SimdCvt 0 0.00% 57.79% # Class of committed instruction
|
|
system.cpu.commit.op_class_0::SimdMisc 0 0.00% 57.79% # Class of committed instruction
|
|
system.cpu.commit.op_class_0::SimdMult 0 0.00% 57.79% # Class of committed instruction
|
|
system.cpu.commit.op_class_0::SimdMultAcc 0 0.00% 57.79% # Class of committed instruction
|
|
system.cpu.commit.op_class_0::SimdShift 0 0.00% 57.79% # Class of committed instruction
|
|
system.cpu.commit.op_class_0::SimdShiftAcc 0 0.00% 57.79% # Class of committed instruction
|
|
system.cpu.commit.op_class_0::SimdSqrt 0 0.00% 57.79% # Class of committed instruction
|
|
system.cpu.commit.op_class_0::SimdFloatAdd 0 0.00% 57.79% # Class of committed instruction
|
|
system.cpu.commit.op_class_0::SimdFloatAlu 0 0.00% 57.79% # Class of committed instruction
|
|
system.cpu.commit.op_class_0::SimdFloatCmp 0 0.00% 57.79% # Class of committed instruction
|
|
system.cpu.commit.op_class_0::SimdFloatCvt 0 0.00% 57.79% # Class of committed instruction
|
|
system.cpu.commit.op_class_0::SimdFloatDiv 0 0.00% 57.79% # Class of committed instruction
|
|
system.cpu.commit.op_class_0::SimdFloatMisc 0 0.00% 57.79% # Class of committed instruction
|
|
system.cpu.commit.op_class_0::SimdFloatMult 0 0.00% 57.79% # Class of committed instruction
|
|
system.cpu.commit.op_class_0::SimdFloatMultAcc 0 0.00% 57.79% # Class of committed instruction
|
|
system.cpu.commit.op_class_0::SimdFloatSqrt 0 0.00% 57.79% # Class of committed instruction
|
|
system.cpu.commit.op_class_0::MemRead 94754486 23.77% 81.56% # Class of committed instruction
|
|
system.cpu.commit.op_class_0::MemWrite 73520728 18.44% 100.00% # Class of committed instruction
|
|
system.cpu.commit.op_class_0::IprAccess 0 0.00% 100.00% # Class of committed instruction
|
|
system.cpu.commit.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction
|
|
system.cpu.commit.op_class_0::total 398664569 # Class of committed instruction
|
|
system.cpu.commit.bw_lim_events 30714120 # number cycles where commit BW limit reached
|
|
system.cpu.rob.rob_reads 510879759 # The number of ROB reads
|
|
system.cpu.rob.rob_writes 834289662 # The number of ROB writes
|
|
system.cpu.timesIdled 3136 # Number of times that the entire CPU went into an idle state and unscheduled itself
|
|
system.cpu.idleCycles 358233 # Total number of cycles that the CPU has spent unscheduled due to idling
|
|
system.cpu.committedInsts 375574794 # Number of Instructions Simulated
|
|
system.cpu.committedOps 375574794 # Number of Ops (including micro ops) Simulated
|
|
system.cpu.cpi 0.342171 # CPI: Cycles Per Instruction
|
|
system.cpu.cpi_total 0.342171 # CPI: Total CPI of All Threads
|
|
system.cpu.ipc 2.922513 # IPC: Instructions Per Cycle
|
|
system.cpu.ipc_total 2.922513 # IPC: Total IPC of All Threads
|
|
system.cpu.int_regfile_reads 385452576 # number of integer regfile reads
|
|
system.cpu.int_regfile_writes 165252743 # number of integer regfile writes
|
|
system.cpu.fp_regfile_reads 154537274 # number of floating regfile reads
|
|
system.cpu.fp_regfile_writes 102070951 # number of floating regfile writes
|
|
system.cpu.misc_regfile_reads 350572 # number of misc regfile reads
|
|
system.cpu.misc_regfile_writes 1 # number of misc regfile writes
|
|
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 64255452000 # Cumulative time (in ticks) in various power states
|
|
system.cpu.dcache.tags.replacements 774 # number of replacements
|
|
system.cpu.dcache.tags.tagsinuse 3291.451205 # Cycle average of tags in use
|
|
system.cpu.dcache.tags.total_refs 152580730 # Total number of references to valid blocks.
|
|
system.cpu.dcache.tags.sampled_refs 4174 # Sample count of references to valid blocks.
|
|
system.cpu.dcache.tags.avg_refs 36555.038333 # Average number of references to valid blocks.
|
|
system.cpu.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
|
|
system.cpu.dcache.tags.occ_blocks::cpu.data 3291.451205 # Average occupied blocks per requestor
|
|
system.cpu.dcache.tags.occ_percent::cpu.data 0.803577 # Average percentage of cache occupancy
|
|
system.cpu.dcache.tags.occ_percent::total 0.803577 # Average percentage of cache occupancy
|
|
system.cpu.dcache.tags.occ_task_id_blocks::1024 3400 # Occupied blocks per task id
|
|
system.cpu.dcache.tags.age_task_id_blocks_1024::0 45 # Occupied blocks per task id
|
|
system.cpu.dcache.tags.age_task_id_blocks_1024::1 21 # Occupied blocks per task id
|
|
system.cpu.dcache.tags.age_task_id_blocks_1024::2 211 # Occupied blocks per task id
|
|
system.cpu.dcache.tags.age_task_id_blocks_1024::3 7 # Occupied blocks per task id
|
|
system.cpu.dcache.tags.age_task_id_blocks_1024::4 3116 # Occupied blocks per task id
|
|
system.cpu.dcache.tags.occ_task_id_percent::1024 0.830078 # Percentage of cache occupancy per task id
|
|
system.cpu.dcache.tags.tag_accesses 305207642 # Number of tag accesses
|
|
system.cpu.dcache.tags.data_accesses 305207642 # Number of data accesses
|
|
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 64255452000 # Cumulative time (in ticks) in various power states
|
|
system.cpu.dcache.ReadReq_hits::cpu.data 79079190 # number of ReadReq hits
|
|
system.cpu.dcache.ReadReq_hits::total 79079190 # number of ReadReq hits
|
|
system.cpu.dcache.WriteReq_hits::cpu.data 73501534 # number of WriteReq hits
|
|
system.cpu.dcache.WriteReq_hits::total 73501534 # number of WriteReq hits
|
|
system.cpu.dcache.LoadLockedReq_hits::cpu.data 6 # number of LoadLockedReq hits
|
|
system.cpu.dcache.LoadLockedReq_hits::total 6 # number of LoadLockedReq hits
|
|
system.cpu.dcache.demand_hits::cpu.data 152580724 # number of demand (read+write) hits
|
|
system.cpu.dcache.demand_hits::total 152580724 # number of demand (read+write) hits
|
|
system.cpu.dcache.overall_hits::cpu.data 152580724 # number of overall hits
|
|
system.cpu.dcache.overall_hits::total 152580724 # number of overall hits
|
|
system.cpu.dcache.ReadReq_misses::cpu.data 1810 # number of ReadReq misses
|
|
system.cpu.dcache.ReadReq_misses::total 1810 # number of ReadReq misses
|
|
system.cpu.dcache.WriteReq_misses::cpu.data 19194 # number of WriteReq misses
|
|
system.cpu.dcache.WriteReq_misses::total 19194 # number of WriteReq misses
|
|
system.cpu.dcache.demand_misses::cpu.data 21004 # number of demand (read+write) misses
|
|
system.cpu.dcache.demand_misses::total 21004 # number of demand (read+write) misses
|
|
system.cpu.dcache.overall_misses::cpu.data 21004 # number of overall misses
|
|
system.cpu.dcache.overall_misses::total 21004 # number of overall misses
|
|
system.cpu.dcache.ReadReq_miss_latency::cpu.data 137671000 # number of ReadReq miss cycles
|
|
system.cpu.dcache.ReadReq_miss_latency::total 137671000 # number of ReadReq miss cycles
|
|
system.cpu.dcache.WriteReq_miss_latency::cpu.data 1331646003 # number of WriteReq miss cycles
|
|
system.cpu.dcache.WriteReq_miss_latency::total 1331646003 # number of WriteReq miss cycles
|
|
system.cpu.dcache.demand_miss_latency::cpu.data 1469317003 # number of demand (read+write) miss cycles
|
|
system.cpu.dcache.demand_miss_latency::total 1469317003 # number of demand (read+write) miss cycles
|
|
system.cpu.dcache.overall_miss_latency::cpu.data 1469317003 # number of overall miss cycles
|
|
system.cpu.dcache.overall_miss_latency::total 1469317003 # number of overall miss cycles
|
|
system.cpu.dcache.ReadReq_accesses::cpu.data 79081000 # number of ReadReq accesses(hits+misses)
|
|
system.cpu.dcache.ReadReq_accesses::total 79081000 # number of ReadReq accesses(hits+misses)
|
|
system.cpu.dcache.WriteReq_accesses::cpu.data 73520728 # number of WriteReq accesses(hits+misses)
|
|
system.cpu.dcache.WriteReq_accesses::total 73520728 # number of WriteReq accesses(hits+misses)
|
|
system.cpu.dcache.LoadLockedReq_accesses::cpu.data 6 # number of LoadLockedReq accesses(hits+misses)
|
|
system.cpu.dcache.LoadLockedReq_accesses::total 6 # number of LoadLockedReq accesses(hits+misses)
|
|
system.cpu.dcache.demand_accesses::cpu.data 152601728 # number of demand (read+write) accesses
|
|
system.cpu.dcache.demand_accesses::total 152601728 # number of demand (read+write) accesses
|
|
system.cpu.dcache.overall_accesses::cpu.data 152601728 # number of overall (read+write) accesses
|
|
system.cpu.dcache.overall_accesses::total 152601728 # number of overall (read+write) accesses
|
|
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.000023 # miss rate for ReadReq accesses
|
|
system.cpu.dcache.ReadReq_miss_rate::total 0.000023 # miss rate for ReadReq accesses
|
|
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.000261 # miss rate for WriteReq accesses
|
|
system.cpu.dcache.WriteReq_miss_rate::total 0.000261 # miss rate for WriteReq accesses
|
|
system.cpu.dcache.demand_miss_rate::cpu.data 0.000138 # miss rate for demand accesses
|
|
system.cpu.dcache.demand_miss_rate::total 0.000138 # miss rate for demand accesses
|
|
system.cpu.dcache.overall_miss_rate::cpu.data 0.000138 # miss rate for overall accesses
|
|
system.cpu.dcache.overall_miss_rate::total 0.000138 # miss rate for overall accesses
|
|
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 76061.325967 # average ReadReq miss latency
|
|
system.cpu.dcache.ReadReq_avg_miss_latency::total 76061.325967 # average ReadReq miss latency
|
|
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 69378.243357 # average WriteReq miss latency
|
|
system.cpu.dcache.WriteReq_avg_miss_latency::total 69378.243357 # average WriteReq miss latency
|
|
system.cpu.dcache.demand_avg_miss_latency::cpu.data 69954.151733 # average overall miss latency
|
|
system.cpu.dcache.demand_avg_miss_latency::total 69954.151733 # average overall miss latency
|
|
system.cpu.dcache.overall_avg_miss_latency::cpu.data 69954.151733 # average overall miss latency
|
|
system.cpu.dcache.overall_avg_miss_latency::total 69954.151733 # average overall miss latency
|
|
system.cpu.dcache.blocked_cycles::no_mshrs 57813 # number of cycles access was blocked
|
|
system.cpu.dcache.blocked_cycles::no_targets 94 # number of cycles access was blocked
|
|
system.cpu.dcache.blocked::no_mshrs 689 # number of cycles access was blocked
|
|
system.cpu.dcache.blocked::no_targets 1 # number of cycles access was blocked
|
|
system.cpu.dcache.avg_blocked_cycles::no_mshrs 83.908563 # average number of cycles each access was blocked
|
|
system.cpu.dcache.avg_blocked_cycles::no_targets 94 # average number of cycles each access was blocked
|
|
system.cpu.dcache.writebacks::writebacks 655 # number of writebacks
|
|
system.cpu.dcache.writebacks::total 655 # number of writebacks
|
|
system.cpu.dcache.ReadReq_mshr_hits::cpu.data 824 # number of ReadReq MSHR hits
|
|
system.cpu.dcache.ReadReq_mshr_hits::total 824 # number of ReadReq MSHR hits
|
|
system.cpu.dcache.WriteReq_mshr_hits::cpu.data 16006 # number of WriteReq MSHR hits
|
|
system.cpu.dcache.WriteReq_mshr_hits::total 16006 # number of WriteReq MSHR hits
|
|
system.cpu.dcache.demand_mshr_hits::cpu.data 16830 # number of demand (read+write) MSHR hits
|
|
system.cpu.dcache.demand_mshr_hits::total 16830 # number of demand (read+write) MSHR hits
|
|
system.cpu.dcache.overall_mshr_hits::cpu.data 16830 # number of overall MSHR hits
|
|
system.cpu.dcache.overall_mshr_hits::total 16830 # number of overall MSHR hits
|
|
system.cpu.dcache.ReadReq_mshr_misses::cpu.data 986 # number of ReadReq MSHR misses
|
|
system.cpu.dcache.ReadReq_mshr_misses::total 986 # number of ReadReq MSHR misses
|
|
system.cpu.dcache.WriteReq_mshr_misses::cpu.data 3188 # number of WriteReq MSHR misses
|
|
system.cpu.dcache.WriteReq_mshr_misses::total 3188 # number of WriteReq MSHR misses
|
|
system.cpu.dcache.demand_mshr_misses::cpu.data 4174 # number of demand (read+write) MSHR misses
|
|
system.cpu.dcache.demand_mshr_misses::total 4174 # number of demand (read+write) MSHR misses
|
|
system.cpu.dcache.overall_mshr_misses::cpu.data 4174 # number of overall MSHR misses
|
|
system.cpu.dcache.overall_mshr_misses::total 4174 # number of overall MSHR misses
|
|
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 83512000 # number of ReadReq MSHR miss cycles
|
|
system.cpu.dcache.ReadReq_mshr_miss_latency::total 83512000 # number of ReadReq MSHR miss cycles
|
|
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 299984000 # number of WriteReq MSHR miss cycles
|
|
system.cpu.dcache.WriteReq_mshr_miss_latency::total 299984000 # number of WriteReq MSHR miss cycles
|
|
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 383496000 # number of demand (read+write) MSHR miss cycles
|
|
system.cpu.dcache.demand_mshr_miss_latency::total 383496000 # number of demand (read+write) MSHR miss cycles
|
|
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 383496000 # number of overall MSHR miss cycles
|
|
system.cpu.dcache.overall_mshr_miss_latency::total 383496000 # number of overall MSHR miss cycles
|
|
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.000012 # mshr miss rate for ReadReq accesses
|
|
system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.000012 # mshr miss rate for ReadReq accesses
|
|
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.000043 # mshr miss rate for WriteReq accesses
|
|
system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.000043 # mshr miss rate for WriteReq accesses
|
|
system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.000027 # mshr miss rate for demand accesses
|
|
system.cpu.dcache.demand_mshr_miss_rate::total 0.000027 # mshr miss rate for demand accesses
|
|
system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.000027 # mshr miss rate for overall accesses
|
|
system.cpu.dcache.overall_mshr_miss_rate::total 0.000027 # mshr miss rate for overall accesses
|
|
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 84697.768763 # average ReadReq mshr miss latency
|
|
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 84697.768763 # average ReadReq mshr miss latency
|
|
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 94097.867001 # average WriteReq mshr miss latency
|
|
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 94097.867001 # average WriteReq mshr miss latency
|
|
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 91877.335889 # average overall mshr miss latency
|
|
system.cpu.dcache.demand_avg_mshr_miss_latency::total 91877.335889 # average overall mshr miss latency
|
|
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 91877.335889 # average overall mshr miss latency
|
|
system.cpu.dcache.overall_avg_mshr_miss_latency::total 91877.335889 # average overall mshr miss latency
|
|
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 64255452000 # Cumulative time (in ticks) in various power states
|
|
system.cpu.icache.tags.replacements 2132 # number of replacements
|
|
system.cpu.icache.tags.tagsinuse 1829.599220 # Cycle average of tags in use
|
|
system.cpu.icache.tags.total_refs 46953196 # Total number of references to valid blocks.
|
|
system.cpu.icache.tags.sampled_refs 4059 # Sample count of references to valid blocks.
|
|
system.cpu.icache.tags.avg_refs 11567.675782 # Average number of references to valid blocks.
|
|
system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
|
|
system.cpu.icache.tags.occ_blocks::cpu.inst 1829.599220 # Average occupied blocks per requestor
|
|
system.cpu.icache.tags.occ_percent::cpu.inst 0.893359 # Average percentage of cache occupancy
|
|
system.cpu.icache.tags.occ_percent::total 0.893359 # Average percentage of cache occupancy
|
|
system.cpu.icache.tags.occ_task_id_blocks::1024 1927 # Occupied blocks per task id
|
|
system.cpu.icache.tags.age_task_id_blocks_1024::0 109 # Occupied blocks per task id
|
|
system.cpu.icache.tags.age_task_id_blocks_1024::1 179 # Occupied blocks per task id
|
|
system.cpu.icache.tags.age_task_id_blocks_1024::2 297 # Occupied blocks per task id
|
|
system.cpu.icache.tags.age_task_id_blocks_1024::4 1342 # Occupied blocks per task id
|
|
system.cpu.icache.tags.occ_task_id_percent::1024 0.940918 # Percentage of cache occupancy per task id
|
|
system.cpu.icache.tags.tag_accesses 93921805 # Number of tag accesses
|
|
system.cpu.icache.tags.data_accesses 93921805 # Number of data accesses
|
|
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 64255452000 # Cumulative time (in ticks) in various power states
|
|
system.cpu.icache.ReadReq_hits::cpu.inst 46953196 # number of ReadReq hits
|
|
system.cpu.icache.ReadReq_hits::total 46953196 # number of ReadReq hits
|
|
system.cpu.icache.demand_hits::cpu.inst 46953196 # number of demand (read+write) hits
|
|
system.cpu.icache.demand_hits::total 46953196 # number of demand (read+write) hits
|
|
system.cpu.icache.overall_hits::cpu.inst 46953196 # number of overall hits
|
|
system.cpu.icache.overall_hits::total 46953196 # number of overall hits
|
|
system.cpu.icache.ReadReq_misses::cpu.inst 5677 # number of ReadReq misses
|
|
system.cpu.icache.ReadReq_misses::total 5677 # number of ReadReq misses
|
|
system.cpu.icache.demand_misses::cpu.inst 5677 # number of demand (read+write) misses
|
|
system.cpu.icache.demand_misses::total 5677 # number of demand (read+write) misses
|
|
system.cpu.icache.overall_misses::cpu.inst 5677 # number of overall misses
|
|
system.cpu.icache.overall_misses::total 5677 # number of overall misses
|
|
system.cpu.icache.ReadReq_miss_latency::cpu.inst 436957499 # number of ReadReq miss cycles
|
|
system.cpu.icache.ReadReq_miss_latency::total 436957499 # number of ReadReq miss cycles
|
|
system.cpu.icache.demand_miss_latency::cpu.inst 436957499 # number of demand (read+write) miss cycles
|
|
system.cpu.icache.demand_miss_latency::total 436957499 # number of demand (read+write) miss cycles
|
|
system.cpu.icache.overall_miss_latency::cpu.inst 436957499 # number of overall miss cycles
|
|
system.cpu.icache.overall_miss_latency::total 436957499 # number of overall miss cycles
|
|
system.cpu.icache.ReadReq_accesses::cpu.inst 46958873 # number of ReadReq accesses(hits+misses)
|
|
system.cpu.icache.ReadReq_accesses::total 46958873 # number of ReadReq accesses(hits+misses)
|
|
system.cpu.icache.demand_accesses::cpu.inst 46958873 # number of demand (read+write) accesses
|
|
system.cpu.icache.demand_accesses::total 46958873 # number of demand (read+write) accesses
|
|
system.cpu.icache.overall_accesses::cpu.inst 46958873 # number of overall (read+write) accesses
|
|
system.cpu.icache.overall_accesses::total 46958873 # number of overall (read+write) accesses
|
|
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000121 # miss rate for ReadReq accesses
|
|
system.cpu.icache.ReadReq_miss_rate::total 0.000121 # miss rate for ReadReq accesses
|
|
system.cpu.icache.demand_miss_rate::cpu.inst 0.000121 # miss rate for demand accesses
|
|
system.cpu.icache.demand_miss_rate::total 0.000121 # miss rate for demand accesses
|
|
system.cpu.icache.overall_miss_rate::cpu.inst 0.000121 # miss rate for overall accesses
|
|
system.cpu.icache.overall_miss_rate::total 0.000121 # miss rate for overall accesses
|
|
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 76969.790206 # average ReadReq miss latency
|
|
system.cpu.icache.ReadReq_avg_miss_latency::total 76969.790206 # average ReadReq miss latency
|
|
system.cpu.icache.demand_avg_miss_latency::cpu.inst 76969.790206 # average overall miss latency
|
|
system.cpu.icache.demand_avg_miss_latency::total 76969.790206 # average overall miss latency
|
|
system.cpu.icache.overall_avg_miss_latency::cpu.inst 76969.790206 # average overall miss latency
|
|
system.cpu.icache.overall_avg_miss_latency::total 76969.790206 # average overall miss latency
|
|
system.cpu.icache.blocked_cycles::no_mshrs 896 # number of cycles access was blocked
|
|
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
|
|
system.cpu.icache.blocked::no_mshrs 15 # number of cycles access was blocked
|
|
system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
|
|
system.cpu.icache.avg_blocked_cycles::no_mshrs 59.733333 # average number of cycles each access was blocked
|
|
system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
|
|
system.cpu.icache.writebacks::writebacks 2132 # number of writebacks
|
|
system.cpu.icache.writebacks::total 2132 # number of writebacks
|
|
system.cpu.icache.ReadReq_mshr_hits::cpu.inst 1618 # number of ReadReq MSHR hits
|
|
system.cpu.icache.ReadReq_mshr_hits::total 1618 # number of ReadReq MSHR hits
|
|
system.cpu.icache.demand_mshr_hits::cpu.inst 1618 # number of demand (read+write) MSHR hits
|
|
system.cpu.icache.demand_mshr_hits::total 1618 # number of demand (read+write) MSHR hits
|
|
system.cpu.icache.overall_mshr_hits::cpu.inst 1618 # number of overall MSHR hits
|
|
system.cpu.icache.overall_mshr_hits::total 1618 # number of overall MSHR hits
|
|
system.cpu.icache.ReadReq_mshr_misses::cpu.inst 4059 # number of ReadReq MSHR misses
|
|
system.cpu.icache.ReadReq_mshr_misses::total 4059 # number of ReadReq MSHR misses
|
|
system.cpu.icache.demand_mshr_misses::cpu.inst 4059 # number of demand (read+write) MSHR misses
|
|
system.cpu.icache.demand_mshr_misses::total 4059 # number of demand (read+write) MSHR misses
|
|
system.cpu.icache.overall_mshr_misses::cpu.inst 4059 # number of overall MSHR misses
|
|
system.cpu.icache.overall_mshr_misses::total 4059 # number of overall MSHR misses
|
|
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 323146500 # number of ReadReq MSHR miss cycles
|
|
system.cpu.icache.ReadReq_mshr_miss_latency::total 323146500 # number of ReadReq MSHR miss cycles
|
|
system.cpu.icache.demand_mshr_miss_latency::cpu.inst 323146500 # number of demand (read+write) MSHR miss cycles
|
|
system.cpu.icache.demand_mshr_miss_latency::total 323146500 # number of demand (read+write) MSHR miss cycles
|
|
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 323146500 # number of overall MSHR miss cycles
|
|
system.cpu.icache.overall_mshr_miss_latency::total 323146500 # number of overall MSHR miss cycles
|
|
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000086 # mshr miss rate for ReadReq accesses
|
|
system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000086 # mshr miss rate for ReadReq accesses
|
|
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000086 # mshr miss rate for demand accesses
|
|
system.cpu.icache.demand_mshr_miss_rate::total 0.000086 # mshr miss rate for demand accesses
|
|
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000086 # mshr miss rate for overall accesses
|
|
system.cpu.icache.overall_mshr_miss_rate::total 0.000086 # mshr miss rate for overall accesses
|
|
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 79612.342942 # average ReadReq mshr miss latency
|
|
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79612.342942 # average ReadReq mshr miss latency
|
|
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 79612.342942 # average overall mshr miss latency
|
|
system.cpu.icache.demand_avg_mshr_miss_latency::total 79612.342942 # average overall mshr miss latency
|
|
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 79612.342942 # average overall mshr miss latency
|
|
system.cpu.icache.overall_avg_mshr_miss_latency::total 79612.342942 # average overall mshr miss latency
|
|
system.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 64255452000 # Cumulative time (in ticks) in various power states
|
|
system.cpu.l2cache.tags.replacements 0 # number of replacements
|
|
system.cpu.l2cache.tags.tagsinuse 6685.408988 # Cycle average of tags in use
|
|
system.cpu.l2cache.tags.total_refs 3700 # Total number of references to valid blocks.
|
|
system.cpu.l2cache.tags.sampled_refs 7439 # Sample count of references to valid blocks.
|
|
system.cpu.l2cache.tags.avg_refs 0.497379 # Average number of references to valid blocks.
|
|
system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
|
|
system.cpu.l2cache.tags.occ_blocks::cpu.inst 2964.630490 # Average occupied blocks per requestor
|
|
system.cpu.l2cache.tags.occ_blocks::cpu.data 3720.778498 # Average occupied blocks per requestor
|
|
system.cpu.l2cache.tags.occ_percent::cpu.inst 0.090473 # Average percentage of cache occupancy
|
|
system.cpu.l2cache.tags.occ_percent::cpu.data 0.113549 # Average percentage of cache occupancy
|
|
system.cpu.l2cache.tags.occ_percent::total 0.204022 # Average percentage of cache occupancy
|
|
system.cpu.l2cache.tags.occ_task_id_blocks::1024 7439 # Occupied blocks per task id
|
|
system.cpu.l2cache.tags.age_task_id_blocks_1024::0 102 # Occupied blocks per task id
|
|
system.cpu.l2cache.tags.age_task_id_blocks_1024::1 147 # Occupied blocks per task id
|
|
system.cpu.l2cache.tags.age_task_id_blocks_1024::2 428 # Occupied blocks per task id
|
|
system.cpu.l2cache.tags.age_task_id_blocks_1024::3 7 # Occupied blocks per task id
|
|
system.cpu.l2cache.tags.age_task_id_blocks_1024::4 6755 # Occupied blocks per task id
|
|
system.cpu.l2cache.tags.occ_task_id_percent::1024 0.227020 # Percentage of cache occupancy per task id
|
|
system.cpu.l2cache.tags.tag_accesses 96551 # Number of tag accesses
|
|
system.cpu.l2cache.tags.data_accesses 96551 # Number of data accesses
|
|
system.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED 64255452000 # Cumulative time (in ticks) in various power states
|
|
system.cpu.l2cache.WritebackDirty_hits::writebacks 655 # number of WritebackDirty hits
|
|
system.cpu.l2cache.WritebackDirty_hits::total 655 # number of WritebackDirty hits
|
|
system.cpu.l2cache.WritebackClean_hits::writebacks 2132 # number of WritebackClean hits
|
|
system.cpu.l2cache.WritebackClean_hits::total 2132 # number of WritebackClean hits
|
|
system.cpu.l2cache.ReadExReq_hits::cpu.data 60 # number of ReadExReq hits
|
|
system.cpu.l2cache.ReadExReq_hits::total 60 # number of ReadExReq hits
|
|
system.cpu.l2cache.ReadCleanReq_hits::cpu.inst 609 # number of ReadCleanReq hits
|
|
system.cpu.l2cache.ReadCleanReq_hits::total 609 # number of ReadCleanReq hits
|
|
system.cpu.l2cache.ReadSharedReq_hits::cpu.data 125 # number of ReadSharedReq hits
|
|
system.cpu.l2cache.ReadSharedReq_hits::total 125 # number of ReadSharedReq hits
|
|
system.cpu.l2cache.demand_hits::cpu.inst 609 # number of demand (read+write) hits
|
|
system.cpu.l2cache.demand_hits::cpu.data 185 # number of demand (read+write) hits
|
|
system.cpu.l2cache.demand_hits::total 794 # number of demand (read+write) hits
|
|
system.cpu.l2cache.overall_hits::cpu.inst 609 # number of overall hits
|
|
system.cpu.l2cache.overall_hits::cpu.data 185 # number of overall hits
|
|
system.cpu.l2cache.overall_hits::total 794 # number of overall hits
|
|
system.cpu.l2cache.ReadExReq_misses::cpu.data 3128 # number of ReadExReq misses
|
|
system.cpu.l2cache.ReadExReq_misses::total 3128 # number of ReadExReq misses
|
|
system.cpu.l2cache.ReadCleanReq_misses::cpu.inst 3450 # number of ReadCleanReq misses
|
|
system.cpu.l2cache.ReadCleanReq_misses::total 3450 # number of ReadCleanReq misses
|
|
system.cpu.l2cache.ReadSharedReq_misses::cpu.data 861 # number of ReadSharedReq misses
|
|
system.cpu.l2cache.ReadSharedReq_misses::total 861 # number of ReadSharedReq misses
|
|
system.cpu.l2cache.demand_misses::cpu.inst 3450 # number of demand (read+write) misses
|
|
system.cpu.l2cache.demand_misses::cpu.data 3989 # number of demand (read+write) misses
|
|
system.cpu.l2cache.demand_misses::total 7439 # number of demand (read+write) misses
|
|
system.cpu.l2cache.overall_misses::cpu.inst 3450 # number of overall misses
|
|
system.cpu.l2cache.overall_misses::cpu.data 3989 # number of overall misses
|
|
system.cpu.l2cache.overall_misses::total 7439 # number of overall misses
|
|
system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 294472000 # number of ReadExReq miss cycles
|
|
system.cpu.l2cache.ReadExReq_miss_latency::total 294472000 # number of ReadExReq miss cycles
|
|
system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 310569500 # number of ReadCleanReq miss cycles
|
|
system.cpu.l2cache.ReadCleanReq_miss_latency::total 310569500 # number of ReadCleanReq miss cycles
|
|
system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 80627500 # number of ReadSharedReq miss cycles
|
|
system.cpu.l2cache.ReadSharedReq_miss_latency::total 80627500 # number of ReadSharedReq miss cycles
|
|
system.cpu.l2cache.demand_miss_latency::cpu.inst 310569500 # number of demand (read+write) miss cycles
|
|
system.cpu.l2cache.demand_miss_latency::cpu.data 375099500 # number of demand (read+write) miss cycles
|
|
system.cpu.l2cache.demand_miss_latency::total 685669000 # number of demand (read+write) miss cycles
|
|
system.cpu.l2cache.overall_miss_latency::cpu.inst 310569500 # number of overall miss cycles
|
|
system.cpu.l2cache.overall_miss_latency::cpu.data 375099500 # number of overall miss cycles
|
|
system.cpu.l2cache.overall_miss_latency::total 685669000 # number of overall miss cycles
|
|
system.cpu.l2cache.WritebackDirty_accesses::writebacks 655 # number of WritebackDirty accesses(hits+misses)
|
|
system.cpu.l2cache.WritebackDirty_accesses::total 655 # number of WritebackDirty accesses(hits+misses)
|
|
system.cpu.l2cache.WritebackClean_accesses::writebacks 2132 # number of WritebackClean accesses(hits+misses)
|
|
system.cpu.l2cache.WritebackClean_accesses::total 2132 # number of WritebackClean accesses(hits+misses)
|
|
system.cpu.l2cache.ReadExReq_accesses::cpu.data 3188 # number of ReadExReq accesses(hits+misses)
|
|
system.cpu.l2cache.ReadExReq_accesses::total 3188 # number of ReadExReq accesses(hits+misses)
|
|
system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 4059 # number of ReadCleanReq accesses(hits+misses)
|
|
system.cpu.l2cache.ReadCleanReq_accesses::total 4059 # number of ReadCleanReq accesses(hits+misses)
|
|
system.cpu.l2cache.ReadSharedReq_accesses::cpu.data 986 # number of ReadSharedReq accesses(hits+misses)
|
|
system.cpu.l2cache.ReadSharedReq_accesses::total 986 # number of ReadSharedReq accesses(hits+misses)
|
|
system.cpu.l2cache.demand_accesses::cpu.inst 4059 # number of demand (read+write) accesses
|
|
system.cpu.l2cache.demand_accesses::cpu.data 4174 # number of demand (read+write) accesses
|
|
system.cpu.l2cache.demand_accesses::total 8233 # number of demand (read+write) accesses
|
|
system.cpu.l2cache.overall_accesses::cpu.inst 4059 # number of overall (read+write) accesses
|
|
system.cpu.l2cache.overall_accesses::cpu.data 4174 # number of overall (read+write) accesses
|
|
system.cpu.l2cache.overall_accesses::total 8233 # number of overall (read+write) accesses
|
|
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.981179 # miss rate for ReadExReq accesses
|
|
system.cpu.l2cache.ReadExReq_miss_rate::total 0.981179 # miss rate for ReadExReq accesses
|
|
system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 0.849963 # miss rate for ReadCleanReq accesses
|
|
system.cpu.l2cache.ReadCleanReq_miss_rate::total 0.849963 # miss rate for ReadCleanReq accesses
|
|
system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data 0.873225 # miss rate for ReadSharedReq accesses
|
|
system.cpu.l2cache.ReadSharedReq_miss_rate::total 0.873225 # miss rate for ReadSharedReq accesses
|
|
system.cpu.l2cache.demand_miss_rate::cpu.inst 0.849963 # miss rate for demand accesses
|
|
system.cpu.l2cache.demand_miss_rate::cpu.data 0.955678 # miss rate for demand accesses
|
|
system.cpu.l2cache.demand_miss_rate::total 0.903559 # miss rate for demand accesses
|
|
system.cpu.l2cache.overall_miss_rate::cpu.inst 0.849963 # miss rate for overall accesses
|
|
system.cpu.l2cache.overall_miss_rate::cpu.data 0.955678 # miss rate for overall accesses
|
|
system.cpu.l2cache.overall_miss_rate::total 0.903559 # miss rate for overall accesses
|
|
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 94140.664962 # average ReadExReq miss latency
|
|
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 94140.664962 # average ReadExReq miss latency
|
|
system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 90020.144928 # average ReadCleanReq miss latency
|
|
system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 90020.144928 # average ReadCleanReq miss latency
|
|
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 93644.018583 # average ReadSharedReq miss latency
|
|
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 93644.018583 # average ReadSharedReq miss latency
|
|
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 90020.144928 # average overall miss latency
|
|
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 94033.467034 # average overall miss latency
|
|
system.cpu.l2cache.demand_avg_miss_latency::total 92172.200565 # average overall miss latency
|
|
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 90020.144928 # average overall miss latency
|
|
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 94033.467034 # average overall miss latency
|
|
system.cpu.l2cache.overall_avg_miss_latency::total 92172.200565 # average overall miss latency
|
|
system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
|
|
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
|
|
system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
|
|
system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
|
|
system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
|
|
system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
|
|
system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 3128 # number of ReadExReq MSHR misses
|
|
system.cpu.l2cache.ReadExReq_mshr_misses::total 3128 # number of ReadExReq MSHR misses
|
|
system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst 3450 # number of ReadCleanReq MSHR misses
|
|
system.cpu.l2cache.ReadCleanReq_mshr_misses::total 3450 # number of ReadCleanReq MSHR misses
|
|
system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data 861 # number of ReadSharedReq MSHR misses
|
|
system.cpu.l2cache.ReadSharedReq_mshr_misses::total 861 # number of ReadSharedReq MSHR misses
|
|
system.cpu.l2cache.demand_mshr_misses::cpu.inst 3450 # number of demand (read+write) MSHR misses
|
|
system.cpu.l2cache.demand_mshr_misses::cpu.data 3989 # number of demand (read+write) MSHR misses
|
|
system.cpu.l2cache.demand_mshr_misses::total 7439 # number of demand (read+write) MSHR misses
|
|
system.cpu.l2cache.overall_mshr_misses::cpu.inst 3450 # number of overall MSHR misses
|
|
system.cpu.l2cache.overall_mshr_misses::cpu.data 3989 # number of overall MSHR misses
|
|
system.cpu.l2cache.overall_mshr_misses::total 7439 # number of overall MSHR misses
|
|
system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 263192000 # number of ReadExReq MSHR miss cycles
|
|
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 263192000 # number of ReadExReq MSHR miss cycles
|
|
system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 276069500 # number of ReadCleanReq MSHR miss cycles
|
|
system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 276069500 # number of ReadCleanReq MSHR miss cycles
|
|
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 72017500 # number of ReadSharedReq MSHR miss cycles
|
|
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 72017500 # number of ReadSharedReq MSHR miss cycles
|
|
system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 276069500 # number of demand (read+write) MSHR miss cycles
|
|
system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 335209500 # number of demand (read+write) MSHR miss cycles
|
|
system.cpu.l2cache.demand_mshr_miss_latency::total 611279000 # number of demand (read+write) MSHR miss cycles
|
|
system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 276069500 # number of overall MSHR miss cycles
|
|
system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 335209500 # number of overall MSHR miss cycles
|
|
system.cpu.l2cache.overall_mshr_miss_latency::total 611279000 # number of overall MSHR miss cycles
|
|
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.981179 # mshr miss rate for ReadExReq accesses
|
|
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.981179 # mshr miss rate for ReadExReq accesses
|
|
system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 0.849963 # mshr miss rate for ReadCleanReq accesses
|
|
system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total 0.849963 # mshr miss rate for ReadCleanReq accesses
|
|
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data 0.873225 # mshr miss rate for ReadSharedReq accesses
|
|
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total 0.873225 # mshr miss rate for ReadSharedReq accesses
|
|
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.849963 # mshr miss rate for demand accesses
|
|
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.955678 # mshr miss rate for demand accesses
|
|
system.cpu.l2cache.demand_mshr_miss_rate::total 0.903559 # mshr miss rate for demand accesses
|
|
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.849963 # mshr miss rate for overall accesses
|
|
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.955678 # mshr miss rate for overall accesses
|
|
system.cpu.l2cache.overall_mshr_miss_rate::total 0.903559 # mshr miss rate for overall accesses
|
|
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 84140.664962 # average ReadExReq mshr miss latency
|
|
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 84140.664962 # average ReadExReq mshr miss latency
|
|
system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 80020.144928 # average ReadCleanReq mshr miss latency
|
|
system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 80020.144928 # average ReadCleanReq mshr miss latency
|
|
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 83644.018583 # average ReadSharedReq mshr miss latency
|
|
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 83644.018583 # average ReadSharedReq mshr miss latency
|
|
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 80020.144928 # average overall mshr miss latency
|
|
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 84033.467034 # average overall mshr miss latency
|
|
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 82172.200565 # average overall mshr miss latency
|
|
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 80020.144928 # average overall mshr miss latency
|
|
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 84033.467034 # average overall mshr miss latency
|
|
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 82172.200565 # average overall mshr miss latency
|
|
system.cpu.toL2Bus.snoop_filter.tot_requests 11139 # Total number of requests made to the snoop filter.
|
|
system.cpu.toL2Bus.snoop_filter.hit_single_requests 2906 # Number of requests hitting in the snoop filter with a single holder of the requested data.
|
|
system.cpu.toL2Bus.snoop_filter.hit_multi_requests 0 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
|
|
system.cpu.toL2Bus.snoop_filter.tot_snoops 0 # Total number of snoops made to the snoop filter.
|
|
system.cpu.toL2Bus.snoop_filter.hit_single_snoops 0 # Number of snoops hitting in the snoop filter with a single holder of the requested data.
|
|
system.cpu.toL2Bus.snoop_filter.hit_multi_snoops 0 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
|
|
system.cpu.toL2Bus.pwrStateResidencyTicks::UNDEFINED 64255452000 # Cumulative time (in ticks) in various power states
|
|
system.cpu.toL2Bus.trans_dist::ReadResp 5045 # Transaction distribution
|
|
system.cpu.toL2Bus.trans_dist::WritebackDirty 655 # Transaction distribution
|
|
system.cpu.toL2Bus.trans_dist::WritebackClean 2132 # Transaction distribution
|
|
system.cpu.toL2Bus.trans_dist::CleanEvict 119 # Transaction distribution
|
|
system.cpu.toL2Bus.trans_dist::ReadExReq 3188 # Transaction distribution
|
|
system.cpu.toL2Bus.trans_dist::ReadExResp 3188 # Transaction distribution
|
|
system.cpu.toL2Bus.trans_dist::ReadCleanReq 4059 # Transaction distribution
|
|
system.cpu.toL2Bus.trans_dist::ReadSharedReq 986 # Transaction distribution
|
|
system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 10250 # Packet count per connected master and slave (bytes)
|
|
system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 9122 # Packet count per connected master and slave (bytes)
|
|
system.cpu.toL2Bus.pkt_count::total 19372 # Packet count per connected master and slave (bytes)
|
|
system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 396224 # Cumulative packet size per connected master and slave (bytes)
|
|
system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 309056 # Cumulative packet size per connected master and slave (bytes)
|
|
system.cpu.toL2Bus.pkt_size::total 705280 # Cumulative packet size per connected master and slave (bytes)
|
|
system.cpu.toL2Bus.snoops 0 # Total snoops (count)
|
|
system.cpu.toL2Bus.snoopTraffic 0 # Total snoop traffic (bytes)
|
|
system.cpu.toL2Bus.snoop_fanout::samples 8233 # Request fanout histogram
|
|
system.cpu.toL2Bus.snoop_fanout::mean 0 # Request fanout histogram
|
|
system.cpu.toL2Bus.snoop_fanout::stdev 0 # Request fanout histogram
|
|
system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
|
|
system.cpu.toL2Bus.snoop_fanout::0 8233 100.00% 100.00% # Request fanout histogram
|
|
system.cpu.toL2Bus.snoop_fanout::1 0 0.00% 100.00% # Request fanout histogram
|
|
system.cpu.toL2Bus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram
|
|
system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
|
|
system.cpu.toL2Bus.snoop_fanout::min_value 0 # Request fanout histogram
|
|
system.cpu.toL2Bus.snoop_fanout::max_value 0 # Request fanout histogram
|
|
system.cpu.toL2Bus.snoop_fanout::total 8233 # Request fanout histogram
|
|
system.cpu.toL2Bus.reqLayer0.occupancy 8356500 # Layer occupancy (ticks)
|
|
system.cpu.toL2Bus.reqLayer0.utilization 0.0 # Layer utilization (%)
|
|
system.cpu.toL2Bus.respLayer0.occupancy 6088500 # Layer occupancy (ticks)
|
|
system.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%)
|
|
system.cpu.toL2Bus.respLayer1.occupancy 6261000 # Layer occupancy (ticks)
|
|
system.cpu.toL2Bus.respLayer1.utilization 0.0 # Layer utilization (%)
|
|
system.membus.snoop_filter.tot_requests 7439 # Total number of requests made to the snoop filter.
|
|
system.membus.snoop_filter.hit_single_requests 0 # Number of requests hitting in the snoop filter with a single holder of the requested data.
|
|
system.membus.snoop_filter.hit_multi_requests 0 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
|
|
system.membus.snoop_filter.tot_snoops 0 # Total number of snoops made to the snoop filter.
|
|
system.membus.snoop_filter.hit_single_snoops 0 # Number of snoops hitting in the snoop filter with a single holder of the requested data.
|
|
system.membus.snoop_filter.hit_multi_snoops 0 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
|
|
system.membus.pwrStateResidencyTicks::UNDEFINED 64255452000 # Cumulative time (in ticks) in various power states
|
|
system.membus.trans_dist::ReadResp 4311 # Transaction distribution
|
|
system.membus.trans_dist::ReadExReq 3128 # Transaction distribution
|
|
system.membus.trans_dist::ReadExResp 3128 # Transaction distribution
|
|
system.membus.trans_dist::ReadSharedReq 4311 # Transaction distribution
|
|
system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 14878 # Packet count per connected master and slave (bytes)
|
|
system.membus.pkt_count::total 14878 # Packet count per connected master and slave (bytes)
|
|
system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 476096 # Cumulative packet size per connected master and slave (bytes)
|
|
system.membus.pkt_size::total 476096 # Cumulative packet size per connected master and slave (bytes)
|
|
system.membus.snoops 0 # Total snoops (count)
|
|
system.membus.snoopTraffic 0 # Total snoop traffic (bytes)
|
|
system.membus.snoop_fanout::samples 7439 # Request fanout histogram
|
|
system.membus.snoop_fanout::mean 0 # Request fanout histogram
|
|
system.membus.snoop_fanout::stdev 0 # Request fanout histogram
|
|
system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
|
|
system.membus.snoop_fanout::0 7439 100.00% 100.00% # Request fanout histogram
|
|
system.membus.snoop_fanout::1 0 0.00% 100.00% # Request fanout histogram
|
|
system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
|
|
system.membus.snoop_fanout::min_value 0 # Request fanout histogram
|
|
system.membus.snoop_fanout::max_value 0 # Request fanout histogram
|
|
system.membus.snoop_fanout::total 7439 # Request fanout histogram
|
|
system.membus.reqLayer0.occupancy 9229500 # Layer occupancy (ticks)
|
|
system.membus.reqLayer0.utilization 0.0 # Layer utilization (%)
|
|
system.membus.respLayer1.occupancy 39165500 # Layer occupancy (ticks)
|
|
system.membus.respLayer1.utilization 0.1 # Layer utilization (%)
|
|
|
|
---------- End Simulation Statistics ----------
|