b6ff600bca
execution pipeline (Alpha trapb & excb).
Add support for write memory barriers (mostly impacts
store buffer).
Add StaticInst flag to indicate memory barriers, though
this is not modeled in the pipeline yet.
arch/alpha/isa_desc:
Implement trapb, excb, mb, and wmb as insts with
no execution effect (empty execute() function) but
with flags that indicate their side effects.
Also make sure every instruction that needs to go to
the execute stage has a real opClass value, since we
are now using No_OpClass to signal insts that can get
dropped at dispatch.
StaticInst::branchTarget() is now a const method.
cpu/static_inst.hh:
Add flags to indicate serializing insts (trapb, excb) and
memory and write barriers.
Also declare some StaticInst methods as const methods.
dev/etherlink.hh:
sim/eventq.hh:
sim/serialize.cc:
sim/serialize.hh:
sim/sim_object.hh:
Make name() return value const.
--HG--
extra : convert_revision : 39520e71469fa20e0a7446b2e06b494eec17a02c
95 lines
3.1 KiB
C++
95 lines
3.1 KiB
C++
/*
|
|
* Copyright (c) 2003 The Regents of The University of Michigan
|
|
* All rights reserved.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions are
|
|
* met: redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer;
|
|
* redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
* documentation and/or other materials provided with the distribution;
|
|
* neither the name of the copyright holders nor the names of its
|
|
* contributors may be used to endorse or promote products derived from
|
|
* this software without specific prior written permission.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
|
|
* A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
|
|
* OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
|
|
* SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
|
|
* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
|
* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
*/
|
|
|
|
/* @file
|
|
* User Console Definitions
|
|
*/
|
|
|
|
#ifndef __SIM_OBJECT_HH__
|
|
#define __SIM_OBJECT_HH__
|
|
|
|
#include <map>
|
|
#include <list>
|
|
#include <vector>
|
|
#include <iostream>
|
|
|
|
#include "sim/serialize.hh"
|
|
|
|
/*
|
|
* Abstract superclass for simulation objects. Represents things that
|
|
* correspond to physical components and can be specified via the
|
|
* config file (CPUs, caches, etc.).
|
|
*/
|
|
class SimObject : public Serializable
|
|
{
|
|
protected:
|
|
std::string objName;
|
|
|
|
private:
|
|
friend class Serializer;
|
|
|
|
typedef std::vector<SimObject *> SimObjectList;
|
|
|
|
// list of all instantiated simulation objects
|
|
static SimObjectList simObjectList;
|
|
|
|
public:
|
|
SimObject(const std::string &_name);
|
|
|
|
virtual ~SimObject() {}
|
|
|
|
virtual const std::string name() const { return objName; }
|
|
|
|
// initialization pass of all objects. Gets invoked by SimInit()
|
|
virtual void init();
|
|
static void initAll();
|
|
|
|
// register statistics for this object
|
|
virtual void regStats();
|
|
virtual void regFormulas();
|
|
virtual void resetStats();
|
|
|
|
// print extra results for this object not covered by registered
|
|
// statistics (called at end of simulation)
|
|
virtual void printExtraOutput(std::ostream&);
|
|
|
|
// static: call reg_stats on all SimObjects
|
|
static void regAllStats();
|
|
|
|
// static: call resetStats on all SimObjects
|
|
static void resetAllStats();
|
|
|
|
// static: call printExtraOutput on all SimObjects
|
|
static void printAllExtraOutput(std::ostream&);
|
|
|
|
// static: call nameOut() & serialize() on all SimObjects
|
|
static void serializeAll(std::ostream &);
|
|
};
|
|
|
|
#endif // __SIM_OBJECT_HH__
|