9bc132e473
The actual statistical values are being updated for only two tests belonging to sparc architecture and inorder cpu: 00.hello and 02.insttest. For others the patch updates config.ini and name changes to statistical variables.
102 lines
11 KiB
Text
102 lines
11 KiB
Text
|
|
---------- Begin Simulation Statistics ----------
|
|
sim_seconds 0.301191 # Number of seconds simulated
|
|
sim_ticks 301191365000 # Number of ticks simulated
|
|
final_tick 301191365000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
|
|
sim_freq 1000000000000 # Frequency of simulated ticks
|
|
host_inst_rate 1714897 # Simulator instruction rate (inst/s)
|
|
host_op_rate 1812090 # Simulator op (including micro ops) rate (op/s)
|
|
host_tick_rate 906079333 # Simulator tick rate (ticks/s)
|
|
host_mem_usage 278712 # Number of bytes of host memory used
|
|
host_seconds 332.41 # Real time elapsed on the host
|
|
sim_insts 570051636 # Number of instructions simulated
|
|
sim_ops 602359842 # Number of ops (including micro ops) simulated
|
|
system.physmem.bytes_read::cpu.inst 2280298100 # Number of bytes read from this memory
|
|
system.physmem.bytes_read::cpu.data 399862020 # Number of bytes read from this memory
|
|
system.physmem.bytes_read::total 2680160120 # Number of bytes read from this memory
|
|
system.physmem.bytes_inst_read::cpu.inst 2280298100 # Number of instructions bytes read from this memory
|
|
system.physmem.bytes_inst_read::total 2280298100 # Number of instructions bytes read from this memory
|
|
system.physmem.bytes_written::cpu.data 236359611 # Number of bytes written to this memory
|
|
system.physmem.bytes_written::total 236359611 # Number of bytes written to this memory
|
|
system.physmem.num_reads::cpu.inst 570074525 # Number of read requests responded to by this memory
|
|
system.physmem.num_reads::cpu.data 147793178 # Number of read requests responded to by this memory
|
|
system.physmem.num_reads::total 717867703 # Number of read requests responded to by this memory
|
|
system.physmem.num_writes::cpu.data 69418858 # Number of write requests responded to by this memory
|
|
system.physmem.num_writes::total 69418858 # Number of write requests responded to by this memory
|
|
system.physmem.bw_read::cpu.inst 7570927872 # Total read bandwidth from this memory (bytes/s)
|
|
system.physmem.bw_read::cpu.data 1327601208 # Total read bandwidth from this memory (bytes/s)
|
|
system.physmem.bw_read::total 8898529080 # Total read bandwidth from this memory (bytes/s)
|
|
system.physmem.bw_inst_read::cpu.inst 7570927872 # Instruction read bandwidth from this memory (bytes/s)
|
|
system.physmem.bw_inst_read::total 7570927872 # Instruction read bandwidth from this memory (bytes/s)
|
|
system.physmem.bw_write::cpu.data 784748962 # Write bandwidth from this memory (bytes/s)
|
|
system.physmem.bw_write::total 784748962 # Write bandwidth from this memory (bytes/s)
|
|
system.physmem.bw_total::cpu.inst 7570927872 # Total bandwidth to/from this memory (bytes/s)
|
|
system.physmem.bw_total::cpu.data 2112350170 # Total bandwidth to/from this memory (bytes/s)
|
|
system.physmem.bw_total::total 9683278042 # Total bandwidth to/from this memory (bytes/s)
|
|
system.cpu.dtb.inst_hits 0 # ITB inst hits
|
|
system.cpu.dtb.inst_misses 0 # ITB inst misses
|
|
system.cpu.dtb.read_hits 0 # DTB read hits
|
|
system.cpu.dtb.read_misses 0 # DTB read misses
|
|
system.cpu.dtb.write_hits 0 # DTB write hits
|
|
system.cpu.dtb.write_misses 0 # DTB write misses
|
|
system.cpu.dtb.flush_tlb 0 # Number of times complete TLB was flushed
|
|
system.cpu.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
|
|
system.cpu.dtb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
|
|
system.cpu.dtb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
|
|
system.cpu.dtb.flush_entries 0 # Number of entries that have been flushed from TLB
|
|
system.cpu.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions
|
|
system.cpu.dtb.prefetch_faults 0 # Number of TLB faults due to prefetch
|
|
system.cpu.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions
|
|
system.cpu.dtb.perms_faults 0 # Number of TLB faults due to permissions restrictions
|
|
system.cpu.dtb.read_accesses 0 # DTB read accesses
|
|
system.cpu.dtb.write_accesses 0 # DTB write accesses
|
|
system.cpu.dtb.inst_accesses 0 # ITB inst accesses
|
|
system.cpu.dtb.hits 0 # DTB hits
|
|
system.cpu.dtb.misses 0 # DTB misses
|
|
system.cpu.dtb.accesses 0 # DTB accesses
|
|
system.cpu.itb.inst_hits 0 # ITB inst hits
|
|
system.cpu.itb.inst_misses 0 # ITB inst misses
|
|
system.cpu.itb.read_hits 0 # DTB read hits
|
|
system.cpu.itb.read_misses 0 # DTB read misses
|
|
system.cpu.itb.write_hits 0 # DTB write hits
|
|
system.cpu.itb.write_misses 0 # DTB write misses
|
|
system.cpu.itb.flush_tlb 0 # Number of times complete TLB was flushed
|
|
system.cpu.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
|
|
system.cpu.itb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
|
|
system.cpu.itb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
|
|
system.cpu.itb.flush_entries 0 # Number of entries that have been flushed from TLB
|
|
system.cpu.itb.align_faults 0 # Number of TLB faults due to alignment restrictions
|
|
system.cpu.itb.prefetch_faults 0 # Number of TLB faults due to prefetch
|
|
system.cpu.itb.domain_faults 0 # Number of TLB faults due to domain restrictions
|
|
system.cpu.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions
|
|
system.cpu.itb.read_accesses 0 # DTB read accesses
|
|
system.cpu.itb.write_accesses 0 # DTB write accesses
|
|
system.cpu.itb.inst_accesses 0 # ITB inst accesses
|
|
system.cpu.itb.hits 0 # DTB hits
|
|
system.cpu.itb.misses 0 # DTB misses
|
|
system.cpu.itb.accesses 0 # DTB accesses
|
|
system.cpu.workload.num_syscalls 48 # Number of system calls
|
|
system.cpu.numCycles 602382731 # number of cpu cycles simulated
|
|
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
|
|
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
|
|
system.cpu.committedInsts 570051636 # Number of instructions committed
|
|
system.cpu.committedOps 602359842 # Number of ops (including micro ops) committed
|
|
system.cpu.num_int_alu_accesses 533522631 # Number of integer alu accesses
|
|
system.cpu.num_fp_alu_accesses 16 # Number of float alu accesses
|
|
system.cpu.num_func_calls 1995305 # number of times a function call or return occured
|
|
system.cpu.num_conditional_control_insts 67050634 # number of instructions that are conditional controls
|
|
system.cpu.num_int_insts 533522631 # number of integer instructions
|
|
system.cpu.num_fp_insts 16 # number of float instructions
|
|
system.cpu.num_int_register_reads 2770242967 # number of times the integer registers were read
|
|
system.cpu.num_int_register_writes 614470972 # number of times the integer registers were written
|
|
system.cpu.num_fp_register_reads 16 # number of times the floating registers were read
|
|
system.cpu.num_fp_register_writes 0 # number of times the floating registers were written
|
|
system.cpu.num_mem_refs 219173606 # number of memory refs
|
|
system.cpu.num_load_insts 148952593 # Number of load instructions
|
|
system.cpu.num_store_insts 70221013 # Number of store instructions
|
|
system.cpu.num_idle_cycles 0 # Number of idle cycles
|
|
system.cpu.num_busy_cycles 602382731 # Number of busy cycles
|
|
system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles
|
|
system.cpu.idle_fraction 0 # Percentage of idle cycles
|
|
|
|
---------- End Simulation Statistics ----------
|