gem5/src/cpu/op_class.hh

/*
 * Copyright (c) 2003-2005 The Regents of The University of Michigan
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions are
 * met: redistributions of source code must retain the above copyright
 * notice, this list of conditions and the following disclaimer;
 * redistributions in binary form must reproduce the above copyright
 * notice, this list of conditions and the following disclaimer in the
 * documentation and/or other materials provided with the distribution;
 * neither the name of the copyright holders nor the names of its
 * contributors may be used to endorse or promote products derived from
 * this software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 */

#ifndef __CPU__OP_CLASS_HH__
#define __CPU__OP_CLASS_HH__

/**
 * @file
 * Definition of operation classes.
 */

/**
 * Instruction operation classes.  These classes are used for
 * assigning instructions to functional units.
 */
enum OpClass {
    No_OpClass = 0,	///< Instruction does not use a functional unit
    IntAluOp,		///< Integer ALU operaton (add/sub/logical)
    IntMultOp,		///< Integer multiply
    IntDivOp,		///< Integer divide
    FloatAddOp,		///< Floating point add/subtract
    FloatCmpOp,		///< Floating point comparison
    FloatCvtOp,		///< Floating point<->integer conversion
    FloatMultOp,	///< Floating point multiply
    FloatDivOp,		///< Floating point divide
    FloatSqrtOp,	///< Floating point square root
    MemReadOp,		///< Memory read port
    MemWriteOp,		///< Memory write port
    IprAccessOp,	///< Internal Processor Register read/write port
    InstPrefetchOp,	///< Instruction prefetch port (on I-cache)
    Num_OpClasses	///< Total number of operation classes
};

/**
 * Array mapping OpClass enum values to strings.  Defined in op_class.cc.
 */
extern const char *opClassStrings[];

#endif // __CPU__OP_CLASS_HH__