b6ff600bca
execution pipeline (Alpha trapb & excb).
Add support for write memory barriers (mostly impacts
store buffer).
Add StaticInst flag to indicate memory barriers, though
this is not modeled in the pipeline yet.
arch/alpha/isa_desc:
Implement trapb, excb, mb, and wmb as insts with
no execution effect (empty execute() function) but
with flags that indicate their side effects.
Also make sure every instruction that needs to go to
the execute stage has a real opClass value, since we
are now using No_OpClass to signal insts that can get
dropped at dispatch.
StaticInst::branchTarget() is now a const method.
cpu/static_inst.hh:
Add flags to indicate serializing insts (trapb, excb) and
memory and write barriers.
Also declare some StaticInst methods as const methods.
dev/etherlink.hh:
sim/eventq.hh:
sim/serialize.cc:
sim/serialize.hh:
sim/sim_object.hh:
Make name() return value const.
--HG--
extra : convert_revision : 39520e71469fa20e0a7446b2e06b494eec17a02c
|
||
|---|---|---|
| .. | ||
| alpha_linux_process.cc | ||
| alpha_linux_process.hh | ||
| alpha_memory.cc | ||
| alpha_memory.hh | ||
| alpha_tru64_process.cc | ||
| alpha_tru64_process.hh | ||
| aout_machdep.h | ||
| arguments.cc | ||
| arguments.hh | ||
| ecoff_machdep.h | ||
| ev5.cc | ||
| ev5.hh | ||
| faults.cc | ||
| faults.hh | ||
| isa_desc | ||
| isa_traits.hh | ||
| osfpal.cc | ||
| osfpal.hh | ||
| pseudo_inst.cc | ||
| pseudo_inst.hh | ||
| vtophys.cc | ||
| vtophys.hh | ||