the SConscript files so that only the objects that are actually available in a given build are compiled in. Remove a bunch of files that aren't used anymore. --HG-- rename : src/python/m5/objects/AlphaTLB.py => src/arch/alpha/AlphaTLB.py rename : src/python/m5/objects/SparcTLB.py => src/arch/sparc/SparcTLB.py rename : src/python/m5/objects/BaseCPU.py => src/cpu/BaseCPU.py rename : src/python/m5/objects/FuncUnit.py => src/cpu/FuncUnit.py rename : src/python/m5/objects/IntrControl.py => src/cpu/IntrControl.py rename : src/python/m5/objects/MemTest.py => src/cpu/memtest/MemTest.py rename : src/python/m5/objects/FUPool.py => src/cpu/o3/FUPool.py rename : src/python/m5/objects/FuncUnitConfig.py => src/cpu/o3/FuncUnitConfig.py rename : src/python/m5/objects/O3CPU.py => src/cpu/o3/O3CPU.py rename : src/python/m5/objects/OzoneCPU.py => src/cpu/ozone/OzoneCPU.py rename : src/python/m5/objects/SimpleOzoneCPU.py => src/cpu/ozone/SimpleOzoneCPU.py rename : src/python/m5/objects/BadDevice.py => src/dev/BadDevice.py rename : src/python/m5/objects/Device.py => src/dev/Device.py rename : src/python/m5/objects/DiskImage.py => src/dev/DiskImage.py rename : src/python/m5/objects/Ethernet.py => src/dev/Ethernet.py rename : src/python/m5/objects/Ide.py => src/dev/Ide.py rename : src/python/m5/objects/Pci.py => src/dev/Pci.py rename : src/python/m5/objects/Platform.py => src/dev/Platform.py rename : src/python/m5/objects/SimConsole.py => src/dev/SimConsole.py rename : src/python/m5/objects/SimpleDisk.py => src/dev/SimpleDisk.py rename : src/python/m5/objects/Uart.py => src/dev/Uart.py rename : src/python/m5/objects/AlphaConsole.py => src/dev/alpha/AlphaConsole.py rename : src/python/m5/objects/Tsunami.py => src/dev/alpha/Tsunami.py rename : src/python/m5/objects/T1000.py => src/dev/sparc/T1000.py rename : src/python/m5/objects/Bridge.py => src/mem/Bridge.py rename : src/python/m5/objects/Bus.py => src/mem/Bus.py rename : src/python/m5/objects/MemObject.py => src/mem/MemObject.py rename : src/python/m5/objects/PhysicalMemory.py => src/mem/PhysicalMemory.py rename : src/python/m5/objects/BaseCache.py => src/mem/cache/BaseCache.py rename : src/python/m5/objects/CoherenceProtocol.py => src/mem/cache/coherence/CoherenceProtocol.py rename : src/python/m5/objects/Repl.py => src/mem/cache/tags/Repl.py rename : src/python/m5/objects/Process.py => src/sim/Process.py rename : src/python/m5/objects/Root.py => src/sim/Root.py rename : src/python/m5/objects/System.py => src/sim/System.py extra : convert_revision : 173f8764bafa8ef899198438fa5573874e407321
128 lines
6 KiB
Python
128 lines
6 KiB
Python
# Copyright (c) 2006-2007 The Regents of The University of Michigan
|
|
# All rights reserved.
|
|
#
|
|
# Redistribution and use in source and binary forms, with or without
|
|
# modification, are permitted provided that the following conditions are
|
|
# met: redistributions of source code must retain the above copyright
|
|
# notice, this list of conditions and the following disclaimer;
|
|
# redistributions in binary form must reproduce the above copyright
|
|
# notice, this list of conditions and the following disclaimer in the
|
|
# documentation and/or other materials provided with the distribution;
|
|
# neither the name of the copyright holders nor the names of its
|
|
# contributors may be used to endorse or promote products derived from
|
|
# this software without specific prior written permission.
|
|
#
|
|
# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
# "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
# LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
|
|
# A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
|
|
# OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
|
|
# SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
|
|
# LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
# DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
# THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
# (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
|
# OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
#
|
|
# Authors: Kevin Lim
|
|
|
|
from m5.params import *
|
|
from m5 import build_env
|
|
from BaseCPU import BaseCPU
|
|
|
|
if build_env['USE_CHECKER']:
|
|
from OzoneChecker import OzoneChecker
|
|
|
|
class DerivOzoneCPU(BaseCPU):
|
|
type = 'DerivOzoneCPU'
|
|
|
|
numThreads = Param.Unsigned("number of HW thread contexts")
|
|
|
|
if build_env['USE_CHECKER']:
|
|
checker = Param.BaseCPU("Checker CPU")
|
|
if build_env['FULL_SYSTEM']:
|
|
profile = Param.Latency('0ns', "trace the kernel stack")
|
|
|
|
icache_port = Port("Instruction Port")
|
|
dcache_port = Port("Data Port")
|
|
|
|
width = Param.Unsigned("Width")
|
|
frontEndWidth = Param.Unsigned("Front end width")
|
|
frontEndLatency = Param.Unsigned("Front end latency")
|
|
backEndWidth = Param.Unsigned("Back end width")
|
|
backEndSquashLatency = Param.Unsigned("Back end squash latency")
|
|
backEndLatency = Param.Unsigned("Back end latency")
|
|
maxInstBufferSize = Param.Unsigned("Maximum instruction buffer size")
|
|
maxOutstandingMemOps = Param.Unsigned("Maximum number of outstanding memory operations")
|
|
decodeToFetchDelay = Param.Unsigned("Decode to fetch delay")
|
|
renameToFetchDelay = Param.Unsigned("Rename to fetch delay")
|
|
iewToFetchDelay = Param.Unsigned("Issue/Execute/Writeback to fetch "
|
|
"delay")
|
|
commitToFetchDelay = Param.Unsigned("Commit to fetch delay")
|
|
fetchWidth = Param.Unsigned("Fetch width")
|
|
|
|
renameToDecodeDelay = Param.Unsigned("Rename to decode delay")
|
|
iewToDecodeDelay = Param.Unsigned("Issue/Execute/Writeback to decode "
|
|
"delay")
|
|
commitToDecodeDelay = Param.Unsigned("Commit to decode delay")
|
|
fetchToDecodeDelay = Param.Unsigned("Fetch to decode delay")
|
|
decodeWidth = Param.Unsigned("Decode width")
|
|
|
|
iewToRenameDelay = Param.Unsigned("Issue/Execute/Writeback to rename "
|
|
"delay")
|
|
commitToRenameDelay = Param.Unsigned("Commit to rename delay")
|
|
decodeToRenameDelay = Param.Unsigned("Decode to rename delay")
|
|
renameWidth = Param.Unsigned("Rename width")
|
|
|
|
commitToIEWDelay = Param.Unsigned("Commit to "
|
|
"Issue/Execute/Writeback delay")
|
|
renameToIEWDelay = Param.Unsigned("Rename to "
|
|
"Issue/Execute/Writeback delay")
|
|
issueToExecuteDelay = Param.Unsigned("Issue to execute delay (internal "
|
|
"to the IEW stage)")
|
|
issueWidth = Param.Unsigned("Issue width")
|
|
executeWidth = Param.Unsigned("Execute width")
|
|
executeIntWidth = Param.Unsigned("Integer execute width")
|
|
executeFloatWidth = Param.Unsigned("Floating point execute width")
|
|
executeBranchWidth = Param.Unsigned("Branch execute width")
|
|
executeMemoryWidth = Param.Unsigned("Memory execute width")
|
|
|
|
iewToCommitDelay = Param.Unsigned("Issue/Execute/Writeback to commit "
|
|
"delay")
|
|
renameToROBDelay = Param.Unsigned("Rename to reorder buffer delay")
|
|
commitWidth = Param.Unsigned("Commit width")
|
|
squashWidth = Param.Unsigned("Squash width")
|
|
|
|
predType = Param.String("Type of branch predictor ('local', 'tournament')")
|
|
localPredictorSize = Param.Unsigned("Size of local predictor")
|
|
localCtrBits = Param.Unsigned("Bits per counter")
|
|
localHistoryTableSize = Param.Unsigned("Size of local history table")
|
|
localHistoryBits = Param.Unsigned("Bits for the local history")
|
|
globalPredictorSize = Param.Unsigned("Size of global predictor")
|
|
globalCtrBits = Param.Unsigned("Bits per counter")
|
|
globalHistoryBits = Param.Unsigned("Bits of history")
|
|
choicePredictorSize = Param.Unsigned("Size of choice predictor")
|
|
choiceCtrBits = Param.Unsigned("Bits of choice counters")
|
|
|
|
BTBEntries = Param.Unsigned("Number of BTB entries")
|
|
BTBTagSize = Param.Unsigned("Size of the BTB tags, in bits")
|
|
|
|
RASSize = Param.Unsigned("RAS size")
|
|
|
|
LQEntries = Param.Unsigned("Number of load queue entries")
|
|
SQEntries = Param.Unsigned("Number of store queue entries")
|
|
lsqLimits = Param.Bool(True, "LSQ size limits dispatch")
|
|
LFSTSize = Param.Unsigned("Last fetched store table size")
|
|
SSITSize = Param.Unsigned("Store set ID table size")
|
|
|
|
numPhysIntRegs = Param.Unsigned("Number of physical integer registers")
|
|
numPhysFloatRegs = Param.Unsigned("Number of physical floating point "
|
|
"registers")
|
|
numIQEntries = Param.Unsigned("Number of instruction queue entries")
|
|
numROBEntries = Param.Unsigned("Number of reorder buffer entries")
|
|
|
|
instShiftAmt = Param.Unsigned("Number of bits to shift instructions by")
|
|
|
|
function_trace = Param.Bool(False, "Enable function trace")
|
|
function_trace_start = Param.Tick(0, "Cycle to start function trace")
|