Update copyright dates and author list SConscript: arch/alpha/alpha_linux_process.cc: arch/alpha/alpha_linux_process.hh: arch/alpha/alpha_memory.cc: arch/alpha/alpha_memory.hh: arch/alpha/alpha_tru64_process.cc: arch/alpha/alpha_tru64_process.hh: arch/alpha/aout_machdep.h: arch/alpha/arguments.cc: arch/alpha/arguments.hh: arch/alpha/ev5.cc: arch/alpha/ev5.hh: arch/alpha/faults.cc: arch/alpha/faults.hh: arch/alpha/isa_desc: arch/alpha/isa_traits.hh: arch/alpha/osfpal.cc: arch/alpha/osfpal.hh: arch/alpha/pseudo_inst.cc: arch/alpha/pseudo_inst.hh: arch/alpha/vptr.hh: arch/alpha/vtophys.cc: arch/alpha/vtophys.hh: base/bitfield.hh: base/callback.hh: base/circlebuf.cc: base/circlebuf.hh: base/cprintf.cc: base/cprintf.hh: base/cprintf_formats.hh: base/crc.hh: base/date.cc: base/dbl_list.hh: base/endian.hh: base/fast_alloc.cc: base/fast_alloc.hh: base/fifo_buffer.cc: base/fifo_buffer.hh: base/hashmap.hh: base/hostinfo.cc: base/hostinfo.hh: base/hybrid_pred.cc: base/hybrid_pred.hh: base/inet.cc: base/inet.hh: base/inifile.cc: base/inifile.hh: base/intmath.cc: base/intmath.hh: base/match.cc: base/match.hh: base/misc.cc: base/misc.hh: base/mod_num.hh: base/mysql.cc: base/mysql.hh: base/output.cc: base/output.hh: base/pollevent.cc: base/pollevent.hh: base/predictor.hh: base/random.cc: base/random.hh: base/range.cc: base/range.hh: base/refcnt.hh: base/remote_gdb.cc: base/remote_gdb.hh: base/res_list.hh: base/sat_counter.cc: base/sat_counter.hh: base/sched_list.hh: base/socket.cc: base/socket.hh: base/statistics.cc: base/statistics.hh: base/compression/lzss_compression.cc: base/compression/lzss_compression.hh: base/compression/null_compression.hh: base/loader/aout_object.cc: base/loader/aout_object.hh: base/loader/ecoff_object.cc: base/loader/ecoff_object.hh: base/loader/elf_object.cc: base/loader/elf_object.hh: base/loader/object_file.cc: base/loader/object_file.hh: base/loader/symtab.cc: base/loader/symtab.hh: base/stats/events.cc: base/stats/events.hh: base/stats/flags.hh: base/stats/mysql.cc: base/stats/mysql.hh: base/stats/mysql_run.hh: base/stats/output.hh: base/stats/statdb.cc: base/stats/statdb.hh: base/stats/text.cc: base/stats/text.hh: base/stats/types.hh: base/stats/visit.cc: base/stats/visit.hh: base/str.cc: base/str.hh: base/time.cc: base/time.hh: base/timebuf.hh: base/trace.cc: base/trace.hh: base/userinfo.cc: base/userinfo.hh: build/SConstruct: cpu/base.cc: cpu/base.hh: cpu/base_dyn_inst.cc: cpu/base_dyn_inst.hh: cpu/exec_context.cc: cpu/exec_context.hh: cpu/exetrace.cc: cpu/exetrace.hh: cpu/inst_seq.hh: cpu/intr_control.cc: cpu/intr_control.hh: cpu/memtest/memtest.cc: cpu/pc_event.cc: cpu/pc_event.hh: cpu/smt.hh: cpu/static_inst.cc: cpu/static_inst.hh: cpu/memtest/memtest.hh: cpu/o3/sat_counter.cc: cpu/o3/sat_counter.hh: cpu/ozone/cpu.hh: cpu/simple/cpu.cc: cpu/simple/cpu.hh: cpu/trace/opt_cpu.cc: cpu/trace/opt_cpu.hh: cpu/trace/reader/ibm_reader.cc: cpu/trace/reader/ibm_reader.hh: cpu/trace/reader/itx_reader.cc: cpu/trace/reader/itx_reader.hh: cpu/trace/reader/m5_reader.cc: cpu/trace/reader/m5_reader.hh: cpu/trace/reader/mem_trace_reader.cc: cpu/trace/reader/mem_trace_reader.hh: cpu/trace/trace_cpu.cc: cpu/trace/trace_cpu.hh: dev/alpha_access.h: dev/alpha_console.cc: dev/alpha_console.hh: dev/baddev.cc: dev/baddev.hh: dev/disk_image.cc: dev/disk_image.hh: dev/etherbus.cc: dev/etherbus.hh: dev/etherdump.cc: dev/etherdump.hh: dev/etherint.cc: dev/etherint.hh: dev/etherlink.cc: dev/etherlink.hh: dev/etherpkt.cc: dev/etherpkt.hh: dev/ethertap.cc: dev/ethertap.hh: dev/ide_ctrl.cc: dev/ide_ctrl.hh: dev/ide_disk.cc: dev/ide_disk.hh: dev/io_device.cc: dev/io_device.hh: dev/ns_gige.cc: dev/ns_gige.hh: dev/ns_gige_reg.h: dev/pciconfigall.cc: dev/pciconfigall.hh: dev/pcidev.cc: dev/pcidev.hh: dev/pcireg.h: dev/pktfifo.cc: dev/pktfifo.hh: dev/platform.cc: dev/platform.hh: dev/simconsole.cc: dev/simconsole.hh: dev/simple_disk.cc: dev/simple_disk.hh: dev/sinic.cc: dev/sinic.hh: dev/sinicreg.hh: dev/tsunami.cc: dev/tsunami.hh: dev/tsunami_cchip.cc: dev/tsunami_cchip.hh: dev/tsunami_io.cc: dev/tsunami_io.hh: dev/tsunami_pchip.cc: dev/tsunami_pchip.hh: dev/tsunamireg.h: dev/uart.cc: dev/uart.hh: dev/uart8250.cc: dev/uart8250.hh: docs/stl.hh: encumbered/cpu/full/op_class.hh: kern/kernel_stats.cc: kern/kernel_stats.hh: kern/linux/linux.hh: kern/linux/linux_syscalls.cc: kern/linux/linux_syscalls.hh: kern/linux/linux_system.cc: kern/linux/linux_system.hh: kern/linux/linux_threadinfo.hh: kern/linux/printk.cc: kern/linux/printk.hh: kern/system_events.cc: kern/system_events.hh: kern/tru64/dump_mbuf.cc: kern/tru64/dump_mbuf.hh: kern/tru64/mbuf.hh: kern/tru64/printf.cc: kern/tru64/printf.hh: kern/tru64/tru64.hh: kern/tru64/tru64_events.cc: kern/tru64/tru64_events.hh: kern/tru64/tru64_syscalls.cc: kern/tru64/tru64_syscalls.hh: kern/tru64/tru64_system.cc: kern/tru64/tru64_system.hh: python/SConscript: python/m5/__init__.py: python/m5/config.py: python/m5/convert.py: python/m5/multidict.py: python/m5/smartdict.py: sim/async.hh: sim/builder.cc: sim/builder.hh: sim/debug.cc: sim/debug.hh: sim/eventq.cc: sim/eventq.hh: sim/host.hh: sim/main.cc: sim/param.cc: sim/param.hh: sim/process.cc: sim/process.hh: sim/root.cc: sim/serialize.cc: sim/serialize.hh: sim/sim_events.cc: sim/sim_events.hh: sim/sim_exit.hh: sim/sim_object.cc: sim/sim_object.hh: sim/startup.cc: sim/startup.hh: sim/stat_control.cc: sim/stat_control.hh: sim/stats.hh: sim/syscall_emul.cc: sim/syscall_emul.hh: sim/system.cc: sim/system.hh: test/bitvectest.cc: test/circletest.cc: test/cprintftest.cc: test/genini.py: test/initest.cc: test/lru_test.cc: test/nmtest.cc: test/offtest.cc: test/paramtest.cc: test/rangetest.cc: test/sized_test.cc: test/stattest.cc: test/strnumtest.cc: test/symtest.cc: test/tokentest.cc: test/tracetest.cc: util/ccdrv/devtime.c: util/m5/m5.c: util/oprofile-top.py: util/rundiff: util/m5/m5op.h: util/m5/m5op.s: util/stats/db.py: util/stats/dbinit.py: util/stats/display.py: util/stats/info.py: util/stats/print.py: util/stats/stats.py: util/tap/tap.cc: Update copyright dates and author list --HG-- extra : convert_revision : 0faba08fc0fc0146f1efb7f61e4b043c020ff9e4
341 lines
11 KiB
C++
341 lines
11 KiB
C++
/*
|
|
* Copyright (c) 2005 The Regents of The University of Michigan
|
|
* All rights reserved.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions are
|
|
* met: redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer;
|
|
* redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
* documentation and/or other materials provided with the distribution;
|
|
* neither the name of the copyright holders nor the names of its
|
|
* contributors may be used to endorse or promote products derived from
|
|
* this software without specific prior written permission.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
|
|
* A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
|
|
* OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
|
|
* SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
|
|
* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
|
* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
*/
|
|
|
|
/** @file
|
|
* Implements a 8250 UART
|
|
*/
|
|
|
|
#include <string>
|
|
#include <vector>
|
|
|
|
#include "base/inifile.hh"
|
|
#include "base/str.hh" // for to_number
|
|
#include "base/trace.hh"
|
|
#include "dev/simconsole.hh"
|
|
#include "dev/uart8250.hh"
|
|
#include "dev/platform.hh"
|
|
#include "mem/bus/bus.hh"
|
|
#include "mem/bus/pio_interface.hh"
|
|
#include "mem/bus/pio_interface_impl.hh"
|
|
#include "mem/functional/memory_control.hh"
|
|
#include "sim/builder.hh"
|
|
|
|
using namespace std;
|
|
|
|
Uart8250::IntrEvent::IntrEvent(Uart8250 *u, int bit)
|
|
: Event(&mainEventQueue), uart(u)
|
|
{
|
|
DPRINTF(Uart, "UART Interrupt Event Initilizing\n");
|
|
intrBit = bit;
|
|
}
|
|
|
|
const char *
|
|
Uart8250::IntrEvent::description()
|
|
{
|
|
return "uart interrupt delay event";
|
|
}
|
|
|
|
void
|
|
Uart8250::IntrEvent::process()
|
|
{
|
|
if (intrBit & uart->IER) {
|
|
DPRINTF(Uart, "UART InterEvent, interrupting\n");
|
|
uart->platform->postConsoleInt();
|
|
uart->status |= intrBit;
|
|
}
|
|
else
|
|
DPRINTF(Uart, "UART InterEvent, not interrupting\n");
|
|
|
|
}
|
|
|
|
/* The linux serial driver (8250.c about line 1182) loops reading from
|
|
* the device until the device reports it has no more data to
|
|
* read. After a maximum of 255 iterations the code prints "serial8250
|
|
* too much work for irq X," and breaks out of the loop. Since the
|
|
* simulated system is so much slower than the actual system, if a
|
|
* user is typing on the keyboard it is very easy for them to provide
|
|
* input at a fast enough rate to not allow the loop to exit and thus
|
|
* the error to be printed. This magic number provides a delay between
|
|
* the time the UART receives a character to send to the simulated
|
|
* system and the time it actually notifies the system it has a
|
|
* character to send to alleviate this problem. --Ali
|
|
*/
|
|
void
|
|
Uart8250::IntrEvent::scheduleIntr()
|
|
{
|
|
static const Tick interval = (Tick)((Clock::Float::s / 2e9) * 450);
|
|
DPRINTF(Uart, "Scheduling IER interrupt for %#x, at cycle %lld\n", intrBit,
|
|
curTick + interval);
|
|
if (!scheduled())
|
|
schedule(curTick + interval);
|
|
else
|
|
reschedule(curTick + interval);
|
|
}
|
|
|
|
|
|
Uart8250::Uart8250(const string &name, SimConsole *c, MemoryController *mmu, Addr a,
|
|
Addr s, HierParams *hier, Bus *bus, Tick pio_latency, Platform *p)
|
|
: Uart(name, c, mmu, a, s, hier, bus, pio_latency, p),
|
|
txIntrEvent(this, TX_INT), rxIntrEvent(this, RX_INT)
|
|
{
|
|
IER = 0;
|
|
DLAB = 0;
|
|
LCR = 0;
|
|
MCR = 0;
|
|
|
|
}
|
|
|
|
Fault
|
|
Uart8250::read(MemReqPtr &req, uint8_t *data)
|
|
{
|
|
Addr daddr = req->paddr - (addr & EV5::PAddrImplMask);
|
|
DPRINTF(Uart, " read register %#x\n", daddr);
|
|
|
|
assert(req->size == 1);
|
|
|
|
switch (daddr) {
|
|
case 0x0:
|
|
if (!(LCR & 0x80)) { // read byte
|
|
if (cons->dataAvailable())
|
|
cons->in(*data);
|
|
else {
|
|
*(uint8_t*)data = 0;
|
|
// A limited amount of these are ok.
|
|
DPRINTF(Uart, "empty read of RX register\n");
|
|
}
|
|
status &= ~RX_INT;
|
|
platform->clearConsoleInt();
|
|
|
|
if (cons->dataAvailable() && (IER & UART_IER_RDI))
|
|
rxIntrEvent.scheduleIntr();
|
|
} else { // dll divisor latch
|
|
;
|
|
}
|
|
break;
|
|
case 0x1:
|
|
if (!(LCR & 0x80)) { // Intr Enable Register(IER)
|
|
*(uint8_t*)data = IER;
|
|
} else { // DLM divisor latch MSB
|
|
;
|
|
}
|
|
break;
|
|
case 0x2: // Intr Identification Register (IIR)
|
|
DPRINTF(Uart, "IIR Read, status = %#x\n", (uint32_t)status);
|
|
if (status)
|
|
*(uint8_t*)data = 0;
|
|
else
|
|
*(uint8_t*)data = 1;
|
|
break;
|
|
case 0x3: // Line Control Register (LCR)
|
|
*(uint8_t*)data = LCR;
|
|
break;
|
|
case 0x4: // Modem Control Register (MCR)
|
|
break;
|
|
case 0x5: // Line Status Register (LSR)
|
|
uint8_t lsr;
|
|
lsr = 0;
|
|
// check if there are any bytes to be read
|
|
if (cons->dataAvailable())
|
|
lsr = UART_LSR_DR;
|
|
lsr |= UART_LSR_TEMT | UART_LSR_THRE;
|
|
*(uint8_t*)data = lsr;
|
|
break;
|
|
case 0x6: // Modem Status Register (MSR)
|
|
*(uint8_t*)data = 0;
|
|
break;
|
|
case 0x7: // Scratch Register (SCR)
|
|
*(uint8_t*)data = 0; // doesn't exist with at 8250.
|
|
break;
|
|
default:
|
|
panic("Tried to access a UART port that doesn't exist\n");
|
|
break;
|
|
}
|
|
|
|
return No_Fault;
|
|
|
|
}
|
|
|
|
Fault
|
|
Uart8250::write(MemReqPtr &req, const uint8_t *data)
|
|
{
|
|
Addr daddr = req->paddr - (addr & EV5::PAddrImplMask);
|
|
|
|
DPRINTF(Uart, " write register %#x value %#x\n", daddr, *(uint8_t*)data);
|
|
|
|
switch (daddr) {
|
|
case 0x0:
|
|
if (!(LCR & 0x80)) { // write byte
|
|
cons->out(*(uint8_t *)data);
|
|
platform->clearConsoleInt();
|
|
status &= ~TX_INT;
|
|
if (UART_IER_THRI & IER)
|
|
txIntrEvent.scheduleIntr();
|
|
} else { // dll divisor latch
|
|
;
|
|
}
|
|
break;
|
|
case 0x1:
|
|
if (!(LCR & 0x80)) { // Intr Enable Register(IER)
|
|
IER = *(uint8_t*)data;
|
|
if (UART_IER_THRI & IER)
|
|
{
|
|
DPRINTF(Uart, "IER: IER_THRI set, scheduling TX intrrupt\n");
|
|
txIntrEvent.scheduleIntr();
|
|
}
|
|
else
|
|
{
|
|
DPRINTF(Uart, "IER: IER_THRI cleared, descheduling TX intrrupt\n");
|
|
if (txIntrEvent.scheduled())
|
|
txIntrEvent.deschedule();
|
|
if (status & TX_INT)
|
|
platform->clearConsoleInt();
|
|
status &= ~TX_INT;
|
|
}
|
|
|
|
if ((UART_IER_RDI & IER) && cons->dataAvailable()) {
|
|
DPRINTF(Uart, "IER: IER_RDI set, scheduling RX intrrupt\n");
|
|
rxIntrEvent.scheduleIntr();
|
|
} else {
|
|
DPRINTF(Uart, "IER: IER_RDI cleared, descheduling RX intrrupt\n");
|
|
if (rxIntrEvent.scheduled())
|
|
rxIntrEvent.deschedule();
|
|
if (status & RX_INT)
|
|
platform->clearConsoleInt();
|
|
status &= ~RX_INT;
|
|
}
|
|
} else { // DLM divisor latch MSB
|
|
;
|
|
}
|
|
break;
|
|
case 0x2: // FIFO Control Register (FCR)
|
|
break;
|
|
case 0x3: // Line Control Register (LCR)
|
|
LCR = *(uint8_t*)data;
|
|
break;
|
|
case 0x4: // Modem Control Register (MCR)
|
|
if (*(uint8_t*)data == (UART_MCR_LOOP | 0x0A))
|
|
MCR = 0x9A;
|
|
break;
|
|
case 0x7: // Scratch Register (SCR)
|
|
// We are emulating a 8250 so we don't have a scratch reg
|
|
break;
|
|
default:
|
|
panic("Tried to access a UART port that doesn't exist\n");
|
|
break;
|
|
}
|
|
return No_Fault;
|
|
}
|
|
|
|
void
|
|
Uart8250::dataAvailable()
|
|
{
|
|
// if the kernel wants an interrupt when we have data
|
|
if (IER & UART_IER_RDI)
|
|
{
|
|
platform->postConsoleInt();
|
|
status |= RX_INT;
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
void
|
|
Uart8250::serialize(ostream &os)
|
|
{
|
|
SERIALIZE_SCALAR(status);
|
|
SERIALIZE_SCALAR(IER);
|
|
SERIALIZE_SCALAR(DLAB);
|
|
SERIALIZE_SCALAR(LCR);
|
|
SERIALIZE_SCALAR(MCR);
|
|
Tick rxintrwhen;
|
|
if (rxIntrEvent.scheduled())
|
|
rxintrwhen = rxIntrEvent.when();
|
|
else
|
|
rxintrwhen = 0;
|
|
Tick txintrwhen;
|
|
if (txIntrEvent.scheduled())
|
|
txintrwhen = txIntrEvent.when();
|
|
else
|
|
txintrwhen = 0;
|
|
SERIALIZE_SCALAR(rxintrwhen);
|
|
SERIALIZE_SCALAR(txintrwhen);
|
|
}
|
|
|
|
void
|
|
Uart8250::unserialize(Checkpoint *cp, const std::string §ion)
|
|
{
|
|
UNSERIALIZE_SCALAR(status);
|
|
UNSERIALIZE_SCALAR(IER);
|
|
UNSERIALIZE_SCALAR(DLAB);
|
|
UNSERIALIZE_SCALAR(LCR);
|
|
UNSERIALIZE_SCALAR(MCR);
|
|
Tick rxintrwhen;
|
|
Tick txintrwhen;
|
|
UNSERIALIZE_SCALAR(rxintrwhen);
|
|
UNSERIALIZE_SCALAR(txintrwhen);
|
|
if (rxintrwhen != 0)
|
|
rxIntrEvent.schedule(rxintrwhen);
|
|
if (txintrwhen != 0)
|
|
txIntrEvent.schedule(txintrwhen);
|
|
}
|
|
|
|
BEGIN_DECLARE_SIM_OBJECT_PARAMS(Uart8250)
|
|
|
|
SimObjectParam<SimConsole *> console;
|
|
SimObjectParam<MemoryController *> mmu;
|
|
SimObjectParam<Platform *> platform;
|
|
Param<Addr> addr;
|
|
Param<Addr> size;
|
|
SimObjectParam<Bus*> io_bus;
|
|
Param<Tick> pio_latency;
|
|
SimObjectParam<HierParams *> hier;
|
|
|
|
|
|
END_DECLARE_SIM_OBJECT_PARAMS(Uart8250)
|
|
|
|
BEGIN_INIT_SIM_OBJECT_PARAMS(Uart8250)
|
|
|
|
INIT_PARAM(console, "The console"),
|
|
INIT_PARAM(mmu, "Memory Controller"),
|
|
INIT_PARAM(platform, "Pointer to platfrom"),
|
|
INIT_PARAM(addr, "Device Address"),
|
|
INIT_PARAM_DFLT(size, "Device size", 0x8),
|
|
INIT_PARAM_DFLT(io_bus, "The IO Bus to attach to", NULL),
|
|
INIT_PARAM_DFLT(pio_latency, "Programmed IO latency in bus cycles", 1),
|
|
INIT_PARAM_DFLT(hier, "Hierarchy global variables", &defaultHierParams)
|
|
|
|
END_INIT_SIM_OBJECT_PARAMS(Uart8250)
|
|
|
|
CREATE_SIM_OBJECT(Uart8250)
|
|
{
|
|
return new Uart8250(getInstanceName(), console, mmu, addr, size, hier, io_bus,
|
|
pio_latency, platform);
|
|
}
|
|
|
|
REGISTER_SIM_OBJECT("Uart8250", Uart8250)
|