a928a438b8
Used cppclean to help identify useless includes and removed them. This involved erroneously included headers, but also cases where forward declarations could have been used rather than a full include.
105 lines
3.8 KiB
C++
105 lines
3.8 KiB
C++
/*
|
|
* Copyright (c) 2012 ARM Limited
|
|
* All rights reserved
|
|
*
|
|
* The license below extends only to copyright in the software and shall
|
|
* not be construed as granting a license to any other intellectual
|
|
* property including but not limited to intellectual property relating
|
|
* to a hardware implementation of the functionality of the software
|
|
* licensed hereunder. You may use the software subject to the license
|
|
* terms below provided that you ensure that this notice is replicated
|
|
* unmodified and in its entirety in all distributions of the software,
|
|
* modified or unmodified, in source code or in binary form.
|
|
*
|
|
* Copyright (c) 2007-2008 The Florida State University
|
|
* All rights reserved.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions are
|
|
* met: redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer;
|
|
* redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
* documentation and/or other materials provided with the distribution;
|
|
* neither the name of the copyright holders nor the names of its
|
|
* contributors may be used to endorse or promote products derived from
|
|
* this software without specific prior written permission.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
|
|
* A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
|
|
* OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
|
|
* SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
|
|
* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
|
* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
*
|
|
* Authors: Stephen Hines
|
|
*/
|
|
|
|
#ifndef __ARM_PROCESS_HH__
|
|
#define __ARM_PROCESS_HH__
|
|
|
|
#include <string>
|
|
#include <vector>
|
|
|
|
#include "arch/arm/intregs.hh"
|
|
#include "base/loader/object_file.hh"
|
|
#include "mem/page_table.hh"
|
|
#include "sim/process.hh"
|
|
|
|
class LiveProcess;
|
|
class ObjectFile;
|
|
class System;
|
|
|
|
class ArmLiveProcess : public LiveProcess
|
|
{
|
|
protected:
|
|
ObjectFile::Arch arch;
|
|
ArmLiveProcess(LiveProcessParams * params, ObjectFile *objFile,
|
|
ObjectFile::Arch _arch);
|
|
template<class IntType>
|
|
void argsInit(int pageSize, ArmISA::IntRegIndex spIndex);
|
|
};
|
|
|
|
class ArmLiveProcess32 : public ArmLiveProcess
|
|
{
|
|
protected:
|
|
ArmLiveProcess32(LiveProcessParams * params, ObjectFile *objFile,
|
|
ObjectFile::Arch _arch);
|
|
|
|
void initState();
|
|
|
|
public:
|
|
|
|
ArmISA::IntReg getSyscallArg(ThreadContext *tc, int &i, int width);
|
|
ArmISA::IntReg getSyscallArg(ThreadContext *tc, int &i);
|
|
void setSyscallArg(ThreadContext *tc, int i, ArmISA::IntReg val);
|
|
void setSyscallReturn(ThreadContext *tc, SyscallReturn return_value);
|
|
};
|
|
|
|
class ArmLiveProcess64 : public ArmLiveProcess
|
|
{
|
|
protected:
|
|
ArmLiveProcess64(LiveProcessParams * params, ObjectFile *objFile,
|
|
ObjectFile::Arch _arch);
|
|
|
|
void initState();
|
|
|
|
public:
|
|
|
|
ArmISA::IntReg getSyscallArg(ThreadContext *tc, int &i, int width);
|
|
ArmISA::IntReg getSyscallArg(ThreadContext *tc, int &i);
|
|
void setSyscallArg(ThreadContext *tc, int i, ArmISA::IntReg val);
|
|
void setSyscallReturn(ThreadContext *tc, SyscallReturn return_value);
|
|
};
|
|
|
|
/* No architectural page table defined for this ISA */
|
|
typedef NoArchPageTable ArchPageTable;
|
|
|
|
#endif // __ARM_PROCESS_HH__
|
|
|