9e45ada171
Because the handling of the E state for multilevel caches has changed, stats are affected for any non-ruby config with caches, even uniprocessor simple CPU.
20 lines
1 KiB
Text
Executable file
20 lines
1 KiB
Text
Executable file
Redirecting stdout to build/ALPHA_FS/tests/opt/quick/10.linux-boot/alpha/linux/tsunami-simple-atomic-dual/simout
|
|
Redirecting stderr to build/ALPHA_FS/tests/opt/quick/10.linux-boot/alpha/linux/tsunami-simple-atomic-dual/simerr
|
|
M5 Simulator System
|
|
|
|
Copyright (c) 2001-2008
|
|
The Regents of The University of Michigan
|
|
All Rights Reserved
|
|
|
|
|
|
M5 compiled Aug 26 2010 12:51:14
|
|
M5 revision 85cafc6ccb42 7662 default qtip tip sc-fail-fix
|
|
M5 started Aug 26 2010 12:51:21
|
|
M5 executing on zizzer
|
|
command line: build/ALPHA_FS/m5.opt -d build/ALPHA_FS/tests/opt/quick/10.linux-boot/alpha/linux/tsunami-simple-atomic-dual -re tests/run.py build/ALPHA_FS/tests/opt/quick/10.linux-boot/alpha/linux/tsunami-simple-atomic-dual
|
|
Global frequency set at 1000000000000 ticks per second
|
|
info: kernel located at: /dist/m5/system/binaries/vmlinux
|
|
0: system.tsunami.io.rtc: Real-time clock set to Thu Jan 1 00:00:00 2009
|
|
info: Entering event queue @ 0. Starting simulation...
|
|
info: Launching CPU 1 @ 97861500
|
|
Exiting @ tick 1870335522500 because m5_exit instruction encountered
|