c8538d6a7e
python/m5/config.py: - Enhanced Proxy class now supports subscripting, e.g., parent.cpu[0] or even parent.cpu[0].icache. - Proxy also supports multiplication (e.g., parent.cycle * 3), though this feature has not been tested. - Subscript 0 works even on non-lists, so you can safely say cpu[0] and get the first cpu even if there's only one. - Changed name of proxy object from 'Super' to 'parent', and changed "wild card" notation from plain 'Super' to 'parent.any'. python/m5/objects/AlphaConsole.mpy: python/m5/objects/BaseCPU.mpy: python/m5/objects/BaseSystem.mpy: python/m5/objects/Device.mpy: python/m5/objects/Ethernet.mpy: python/m5/objects/Ide.mpy: python/m5/objects/IntrControl.mpy: python/m5/objects/Pci.mpy: python/m5/objects/PhysicalMemory.mpy: python/m5/objects/Platform.mpy: python/m5/objects/SimConsole.mpy: python/m5/objects/SimpleDisk.mpy: python/m5/objects/Tsunami.mpy: python/m5/objects/Uart.mpy: Change 'Super.foo' to 'parent.foo' (and 'Super' to 'parent.any'). --HG-- extra : convert_revision : f996d0a3366d5e3e60ae5973691148c3d7cd497d |
||
---|---|---|
.. | ||
AlphaConsole.mpy | ||
AlphaTLB.mpy | ||
BadDevice.mpy | ||
BaseCache.mpy | ||
BaseCPU.mpy | ||
BaseSystem.mpy | ||
Bus.mpy | ||
CoherenceProtocol.mpy | ||
Device.mpy | ||
DiskImage.mpy | ||
Ethernet.mpy | ||
Ide.mpy | ||
IntrControl.mpy | ||
MemTest.mpy | ||
Pci.mpy | ||
PhysicalMemory.mpy | ||
Platform.mpy | ||
Process.mpy | ||
Repl.mpy | ||
Root.mpy | ||
SimConsole.mpy | ||
SimpleDisk.mpy | ||
Tsunami.mpy | ||
Uart.mpy |