46 lines
2.5 KiB
Plaintext
Executable file
46 lines
2.5 KiB
Plaintext
Executable file
warn: Sockets disabled, not accepting terminal connections
|
|
For more information see: http://www.m5sim.org/warn/8742226b
|
|
warn: Sockets disabled, not accepting gdb connections
|
|
For more information see: http://www.m5sim.org/warn/d946bea6
|
|
warn: The clidr register always reports 0 caches.
|
|
For more information see: http://www.m5sim.org/warn/23a3c326
|
|
warn: The csselr register isn't implemented.
|
|
For more information see: http://www.m5sim.org/warn/c0c486b8
|
|
warn: Need to flush all TLBs in MP
|
|
For more information see: http://www.m5sim.org/warn/6cccf999
|
|
warn: instruction 'mcr bpiall' unimplemented
|
|
For more information see: http://www.m5sim.org/warn/21b09adb
|
|
warn: The ccsidr register isn't implemented and always reads as 0.
|
|
For more information see: http://www.m5sim.org/warn/2c4acb9c
|
|
warn: instruction 'mcr dccimvac' unimplemented
|
|
For more information see: http://www.m5sim.org/warn/21b09adb
|
|
warn: Need to flush all TLBs in MP
|
|
For more information see: http://www.m5sim.org/warn/6cccf999
|
|
warn: instruction 'mcr bpiall' unimplemented
|
|
For more information see: http://www.m5sim.org/warn/21b09adb
|
|
warn: instruction 'mcr dccmvau' unimplemented
|
|
For more information see: http://www.m5sim.org/warn/21b09adb
|
|
warn: instruction 'mcr icimvau' unimplemented
|
|
For more information see: http://www.m5sim.org/warn/21b09adb
|
|
warn: instruction 'mcr bpiall' unimplemented
|
|
For more information see: http://www.m5sim.org/warn/21b09adb
|
|
warn: instruction 'mcr bpiall' unimplemented
|
|
For more information see: http://www.m5sim.org/warn/21b09adb
|
|
warn: Returning thumbEE disabled for now since we don't support CP14config registers and jumping to ThumbEE vectors
|
|
For more information see: http://www.m5sim.org/warn/7998f2ea
|
|
warn: instruction 'mcr bpiall' unimplemented
|
|
For more information see: http://www.m5sim.org/warn/21b09adb
|
|
warn: Complete acc isn't called on normal stores in O3.
|
|
For more information see: http://www.m5sim.org/warn/138d8573
|
|
warn: instruction 'mcr bpiall' unimplemented
|
|
For more information see: http://www.m5sim.org/warn/21b09adb
|
|
warn: Complete acc isn't called on normal stores in O3.
|
|
For more information see: http://www.m5sim.org/warn/138d8573
|
|
warn: Complete acc isn't called on normal stores in O3.
|
|
For more information see: http://www.m5sim.org/warn/138d8573
|
|
warn: Need to flush all TLBs in MP
|
|
For more information see: http://www.m5sim.org/warn/6cccf999
|
|
warn: instruction 'mcr bpiall' unimplemented
|
|
For more information see: http://www.m5sim.org/warn/21b09adb
|
|
hack: be nice to actually delete the event here
|