428 lines
48 KiB
Plaintext
428 lines
48 KiB
Plaintext
|
|
---------- Begin Simulation Statistics ----------
|
|
sim_seconds 2.409361 # Number of seconds simulated
|
|
sim_ticks 2409361491000 # Number of ticks simulated
|
|
final_tick 2409361491000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
|
|
sim_freq 1000000000000 # Frequency of simulated ticks
|
|
host_inst_rate 1043020 # Simulator instruction rate (inst/s)
|
|
host_op_rate 1164020 # Simulator op (including micro ops) rate (op/s)
|
|
host_tick_rate 1633141547 # Simulator tick rate (ticks/s)
|
|
host_mem_usage 227940 # Number of bytes of host memory used
|
|
host_seconds 1475.29 # Real time elapsed on the host
|
|
sim_insts 1538759601 # Number of instructions simulated
|
|
sim_ops 1717270334 # Number of ops (including micro ops) simulated
|
|
system.physmem.bytes_read::cpu.inst 39424 # Number of bytes read from this memory
|
|
system.physmem.bytes_read::cpu.data 137819840 # Number of bytes read from this memory
|
|
system.physmem.bytes_read::total 137859264 # Number of bytes read from this memory
|
|
system.physmem.bytes_inst_read::cpu.inst 39424 # Number of instructions bytes read from this memory
|
|
system.physmem.bytes_inst_read::total 39424 # Number of instructions bytes read from this memory
|
|
system.physmem.bytes_written::writebacks 67221184 # Number of bytes written to this memory
|
|
system.physmem.bytes_written::total 67221184 # Number of bytes written to this memory
|
|
system.physmem.num_reads::cpu.inst 616 # Number of read requests responded to by this memory
|
|
system.physmem.num_reads::cpu.data 2153435 # Number of read requests responded to by this memory
|
|
system.physmem.num_reads::total 2154051 # Number of read requests responded to by this memory
|
|
system.physmem.num_writes::writebacks 1050331 # Number of write requests responded to by this memory
|
|
system.physmem.num_writes::total 1050331 # Number of write requests responded to by this memory
|
|
system.physmem.bw_read::cpu.inst 16363 # Total read bandwidth from this memory (bytes/s)
|
|
system.physmem.bw_read::cpu.data 57201811 # Total read bandwidth from this memory (bytes/s)
|
|
system.physmem.bw_read::total 57218174 # Total read bandwidth from this memory (bytes/s)
|
|
system.physmem.bw_inst_read::cpu.inst 16363 # Instruction read bandwidth from this memory (bytes/s)
|
|
system.physmem.bw_inst_read::total 16363 # Instruction read bandwidth from this memory (bytes/s)
|
|
system.physmem.bw_write::writebacks 27899999 # Write bandwidth from this memory (bytes/s)
|
|
system.physmem.bw_write::total 27899999 # Write bandwidth from this memory (bytes/s)
|
|
system.physmem.bw_total::writebacks 27899999 # Total bandwidth to/from this memory (bytes/s)
|
|
system.physmem.bw_total::cpu.inst 16363 # Total bandwidth to/from this memory (bytes/s)
|
|
system.physmem.bw_total::cpu.data 57201811 # Total bandwidth to/from this memory (bytes/s)
|
|
system.physmem.bw_total::total 85118173 # Total bandwidth to/from this memory (bytes/s)
|
|
system.cpu.dtb.inst_hits 0 # ITB inst hits
|
|
system.cpu.dtb.inst_misses 0 # ITB inst misses
|
|
system.cpu.dtb.read_hits 0 # DTB read hits
|
|
system.cpu.dtb.read_misses 0 # DTB read misses
|
|
system.cpu.dtb.write_hits 0 # DTB write hits
|
|
system.cpu.dtb.write_misses 0 # DTB write misses
|
|
system.cpu.dtb.flush_tlb 0 # Number of times complete TLB was flushed
|
|
system.cpu.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
|
|
system.cpu.dtb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
|
|
system.cpu.dtb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
|
|
system.cpu.dtb.flush_entries 0 # Number of entries that have been flushed from TLB
|
|
system.cpu.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions
|
|
system.cpu.dtb.prefetch_faults 0 # Number of TLB faults due to prefetch
|
|
system.cpu.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions
|
|
system.cpu.dtb.perms_faults 0 # Number of TLB faults due to permissions restrictions
|
|
system.cpu.dtb.read_accesses 0 # DTB read accesses
|
|
system.cpu.dtb.write_accesses 0 # DTB write accesses
|
|
system.cpu.dtb.inst_accesses 0 # ITB inst accesses
|
|
system.cpu.dtb.hits 0 # DTB hits
|
|
system.cpu.dtb.misses 0 # DTB misses
|
|
system.cpu.dtb.accesses 0 # DTB accesses
|
|
system.cpu.itb.inst_hits 0 # ITB inst hits
|
|
system.cpu.itb.inst_misses 0 # ITB inst misses
|
|
system.cpu.itb.read_hits 0 # DTB read hits
|
|
system.cpu.itb.read_misses 0 # DTB read misses
|
|
system.cpu.itb.write_hits 0 # DTB write hits
|
|
system.cpu.itb.write_misses 0 # DTB write misses
|
|
system.cpu.itb.flush_tlb 0 # Number of times complete TLB was flushed
|
|
system.cpu.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
|
|
system.cpu.itb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
|
|
system.cpu.itb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
|
|
system.cpu.itb.flush_entries 0 # Number of entries that have been flushed from TLB
|
|
system.cpu.itb.align_faults 0 # Number of TLB faults due to alignment restrictions
|
|
system.cpu.itb.prefetch_faults 0 # Number of TLB faults due to prefetch
|
|
system.cpu.itb.domain_faults 0 # Number of TLB faults due to domain restrictions
|
|
system.cpu.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions
|
|
system.cpu.itb.read_accesses 0 # DTB read accesses
|
|
system.cpu.itb.write_accesses 0 # DTB write accesses
|
|
system.cpu.itb.inst_accesses 0 # ITB inst accesses
|
|
system.cpu.itb.hits 0 # DTB hits
|
|
system.cpu.itb.misses 0 # DTB misses
|
|
system.cpu.itb.accesses 0 # DTB accesses
|
|
system.cpu.workload.num_syscalls 46 # Number of system calls
|
|
system.cpu.numCycles 4818722982 # number of cpu cycles simulated
|
|
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
|
|
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
|
|
system.cpu.committedInsts 1538759601 # Number of instructions committed
|
|
system.cpu.committedOps 1717270334 # Number of ops (including micro ops) committed
|
|
system.cpu.num_int_alu_accesses 1536941842 # Number of integer alu accesses
|
|
system.cpu.num_fp_alu_accesses 36 # Number of float alu accesses
|
|
system.cpu.num_func_calls 27330256 # number of times a function call or return occured
|
|
system.cpu.num_conditional_control_insts 177498328 # number of instructions that are conditional controls
|
|
system.cpu.num_int_insts 1536941842 # number of integer instructions
|
|
system.cpu.num_fp_insts 36 # number of float instructions
|
|
system.cpu.num_int_register_reads 9304894672 # number of times the integer registers were read
|
|
system.cpu.num_int_register_writes 1675132405 # number of times the integer registers were written
|
|
system.cpu.num_fp_register_reads 24 # number of times the floating registers were read
|
|
system.cpu.num_fp_register_writes 16 # number of times the floating registers were written
|
|
system.cpu.num_mem_refs 660773815 # number of memory refs
|
|
system.cpu.num_load_insts 485926769 # Number of load instructions
|
|
system.cpu.num_store_insts 174847046 # Number of store instructions
|
|
system.cpu.num_idle_cycles 0 # Number of idle cycles
|
|
system.cpu.num_busy_cycles 4818722982 # Number of busy cycles
|
|
system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles
|
|
system.cpu.idle_fraction 0 # Percentage of idle cycles
|
|
system.cpu.icache.replacements 7 # number of replacements
|
|
system.cpu.icache.tagsinuse 515.026762 # Cycle average of tags in use
|
|
system.cpu.icache.total_refs 1544564952 # Total number of references to valid blocks.
|
|
system.cpu.icache.sampled_refs 638 # Sample count of references to valid blocks.
|
|
system.cpu.icache.avg_refs 2420948.200627 # Average number of references to valid blocks.
|
|
system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
|
|
system.cpu.icache.occ_blocks::cpu.inst 515.026762 # Average occupied blocks per requestor
|
|
system.cpu.icache.occ_percent::cpu.inst 0.251478 # Average percentage of cache occupancy
|
|
system.cpu.icache.occ_percent::total 0.251478 # Average percentage of cache occupancy
|
|
system.cpu.icache.ReadReq_hits::cpu.inst 1544564952 # number of ReadReq hits
|
|
system.cpu.icache.ReadReq_hits::total 1544564952 # number of ReadReq hits
|
|
system.cpu.icache.demand_hits::cpu.inst 1544564952 # number of demand (read+write) hits
|
|
system.cpu.icache.demand_hits::total 1544564952 # number of demand (read+write) hits
|
|
system.cpu.icache.overall_hits::cpu.inst 1544564952 # number of overall hits
|
|
system.cpu.icache.overall_hits::total 1544564952 # number of overall hits
|
|
system.cpu.icache.ReadReq_misses::cpu.inst 638 # number of ReadReq misses
|
|
system.cpu.icache.ReadReq_misses::total 638 # number of ReadReq misses
|
|
system.cpu.icache.demand_misses::cpu.inst 638 # number of demand (read+write) misses
|
|
system.cpu.icache.demand_misses::total 638 # number of demand (read+write) misses
|
|
system.cpu.icache.overall_misses::cpu.inst 638 # number of overall misses
|
|
system.cpu.icache.overall_misses::total 638 # number of overall misses
|
|
system.cpu.icache.ReadReq_miss_latency::cpu.inst 34951000 # number of ReadReq miss cycles
|
|
system.cpu.icache.ReadReq_miss_latency::total 34951000 # number of ReadReq miss cycles
|
|
system.cpu.icache.demand_miss_latency::cpu.inst 34951000 # number of demand (read+write) miss cycles
|
|
system.cpu.icache.demand_miss_latency::total 34951000 # number of demand (read+write) miss cycles
|
|
system.cpu.icache.overall_miss_latency::cpu.inst 34951000 # number of overall miss cycles
|
|
system.cpu.icache.overall_miss_latency::total 34951000 # number of overall miss cycles
|
|
system.cpu.icache.ReadReq_accesses::cpu.inst 1544565590 # number of ReadReq accesses(hits+misses)
|
|
system.cpu.icache.ReadReq_accesses::total 1544565590 # number of ReadReq accesses(hits+misses)
|
|
system.cpu.icache.demand_accesses::cpu.inst 1544565590 # number of demand (read+write) accesses
|
|
system.cpu.icache.demand_accesses::total 1544565590 # number of demand (read+write) accesses
|
|
system.cpu.icache.overall_accesses::cpu.inst 1544565590 # number of overall (read+write) accesses
|
|
system.cpu.icache.overall_accesses::total 1544565590 # number of overall (read+write) accesses
|
|
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000000 # miss rate for ReadReq accesses
|
|
system.cpu.icache.ReadReq_miss_rate::total 0.000000 # miss rate for ReadReq accesses
|
|
system.cpu.icache.demand_miss_rate::cpu.inst 0.000000 # miss rate for demand accesses
|
|
system.cpu.icache.demand_miss_rate::total 0.000000 # miss rate for demand accesses
|
|
system.cpu.icache.overall_miss_rate::cpu.inst 0.000000 # miss rate for overall accesses
|
|
system.cpu.icache.overall_miss_rate::total 0.000000 # miss rate for overall accesses
|
|
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 54782.131661 # average ReadReq miss latency
|
|
system.cpu.icache.ReadReq_avg_miss_latency::total 54782.131661 # average ReadReq miss latency
|
|
system.cpu.icache.demand_avg_miss_latency::cpu.inst 54782.131661 # average overall miss latency
|
|
system.cpu.icache.demand_avg_miss_latency::total 54782.131661 # average overall miss latency
|
|
system.cpu.icache.overall_avg_miss_latency::cpu.inst 54782.131661 # average overall miss latency
|
|
system.cpu.icache.overall_avg_miss_latency::total 54782.131661 # average overall miss latency
|
|
system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
|
|
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
|
|
system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
|
|
system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
|
|
system.cpu.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
|
|
system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
|
|
system.cpu.icache.fast_writes 0 # number of fast writes performed
|
|
system.cpu.icache.cache_copies 0 # number of cache copies performed
|
|
system.cpu.icache.ReadReq_mshr_misses::cpu.inst 638 # number of ReadReq MSHR misses
|
|
system.cpu.icache.ReadReq_mshr_misses::total 638 # number of ReadReq MSHR misses
|
|
system.cpu.icache.demand_mshr_misses::cpu.inst 638 # number of demand (read+write) MSHR misses
|
|
system.cpu.icache.demand_mshr_misses::total 638 # number of demand (read+write) MSHR misses
|
|
system.cpu.icache.overall_mshr_misses::cpu.inst 638 # number of overall MSHR misses
|
|
system.cpu.icache.overall_mshr_misses::total 638 # number of overall MSHR misses
|
|
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 33037000 # number of ReadReq MSHR miss cycles
|
|
system.cpu.icache.ReadReq_mshr_miss_latency::total 33037000 # number of ReadReq MSHR miss cycles
|
|
system.cpu.icache.demand_mshr_miss_latency::cpu.inst 33037000 # number of demand (read+write) MSHR miss cycles
|
|
system.cpu.icache.demand_mshr_miss_latency::total 33037000 # number of demand (read+write) MSHR miss cycles
|
|
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 33037000 # number of overall MSHR miss cycles
|
|
system.cpu.icache.overall_mshr_miss_latency::total 33037000 # number of overall MSHR miss cycles
|
|
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000000 # mshr miss rate for ReadReq accesses
|
|
system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000000 # mshr miss rate for ReadReq accesses
|
|
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000000 # mshr miss rate for demand accesses
|
|
system.cpu.icache.demand_mshr_miss_rate::total 0.000000 # mshr miss rate for demand accesses
|
|
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000000 # mshr miss rate for overall accesses
|
|
system.cpu.icache.overall_mshr_miss_rate::total 0.000000 # mshr miss rate for overall accesses
|
|
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 51782.131661 # average ReadReq mshr miss latency
|
|
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 51782.131661 # average ReadReq mshr miss latency
|
|
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 51782.131661 # average overall mshr miss latency
|
|
system.cpu.icache.demand_avg_mshr_miss_latency::total 51782.131661 # average overall mshr miss latency
|
|
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 51782.131661 # average overall mshr miss latency
|
|
system.cpu.icache.overall_avg_mshr_miss_latency::total 51782.131661 # average overall mshr miss latency
|
|
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
|
|
system.cpu.dcache.replacements 9111140 # number of replacements
|
|
system.cpu.dcache.tagsinuse 4083.605959 # Cycle average of tags in use
|
|
system.cpu.dcache.total_refs 645855059 # Total number of references to valid blocks.
|
|
system.cpu.dcache.sampled_refs 9115236 # Sample count of references to valid blocks.
|
|
system.cpu.dcache.avg_refs 70.854453 # Average number of references to valid blocks.
|
|
system.cpu.dcache.warmup_cycle 25924036000 # Cycle when the warmup percentage was hit.
|
|
system.cpu.dcache.occ_blocks::cpu.data 4083.605959 # Average occupied blocks per requestor
|
|
system.cpu.dcache.occ_percent::cpu.data 0.996974 # Average percentage of cache occupancy
|
|
system.cpu.dcache.occ_percent::total 0.996974 # Average percentage of cache occupancy
|
|
system.cpu.dcache.ReadReq_hits::cpu.data 475158039 # number of ReadReq hits
|
|
system.cpu.dcache.ReadReq_hits::total 475158039 # number of ReadReq hits
|
|
system.cpu.dcache.WriteReq_hits::cpu.data 170696898 # number of WriteReq hits
|
|
system.cpu.dcache.WriteReq_hits::total 170696898 # number of WriteReq hits
|
|
system.cpu.dcache.LoadLockedReq_hits::cpu.data 61 # number of LoadLockedReq hits
|
|
system.cpu.dcache.LoadLockedReq_hits::total 61 # number of LoadLockedReq hits
|
|
system.cpu.dcache.StoreCondReq_hits::cpu.data 61 # number of StoreCondReq hits
|
|
system.cpu.dcache.StoreCondReq_hits::total 61 # number of StoreCondReq hits
|
|
system.cpu.dcache.demand_hits::cpu.data 645854937 # number of demand (read+write) hits
|
|
system.cpu.dcache.demand_hits::total 645854937 # number of demand (read+write) hits
|
|
system.cpu.dcache.overall_hits::cpu.data 645854937 # number of overall hits
|
|
system.cpu.dcache.overall_hits::total 645854937 # number of overall hits
|
|
system.cpu.dcache.ReadReq_misses::cpu.data 7226087 # number of ReadReq misses
|
|
system.cpu.dcache.ReadReq_misses::total 7226087 # number of ReadReq misses
|
|
system.cpu.dcache.WriteReq_misses::cpu.data 1889149 # number of WriteReq misses
|
|
system.cpu.dcache.WriteReq_misses::total 1889149 # number of WriteReq misses
|
|
system.cpu.dcache.demand_misses::cpu.data 9115236 # number of demand (read+write) misses
|
|
system.cpu.dcache.demand_misses::total 9115236 # number of demand (read+write) misses
|
|
system.cpu.dcache.overall_misses::cpu.data 9115236 # number of overall misses
|
|
system.cpu.dcache.overall_misses::total 9115236 # number of overall misses
|
|
system.cpu.dcache.ReadReq_miss_latency::cpu.data 158944725000 # number of ReadReq miss cycles
|
|
system.cpu.dcache.ReadReq_miss_latency::total 158944725000 # number of ReadReq miss cycles
|
|
system.cpu.dcache.WriteReq_miss_latency::cpu.data 59599499000 # number of WriteReq miss cycles
|
|
system.cpu.dcache.WriteReq_miss_latency::total 59599499000 # number of WriteReq miss cycles
|
|
system.cpu.dcache.demand_miss_latency::cpu.data 218544224000 # number of demand (read+write) miss cycles
|
|
system.cpu.dcache.demand_miss_latency::total 218544224000 # number of demand (read+write) miss cycles
|
|
system.cpu.dcache.overall_miss_latency::cpu.data 218544224000 # number of overall miss cycles
|
|
system.cpu.dcache.overall_miss_latency::total 218544224000 # number of overall miss cycles
|
|
system.cpu.dcache.ReadReq_accesses::cpu.data 482384126 # number of ReadReq accesses(hits+misses)
|
|
system.cpu.dcache.ReadReq_accesses::total 482384126 # number of ReadReq accesses(hits+misses)
|
|
system.cpu.dcache.WriteReq_accesses::cpu.data 172586047 # number of WriteReq accesses(hits+misses)
|
|
system.cpu.dcache.WriteReq_accesses::total 172586047 # number of WriteReq accesses(hits+misses)
|
|
system.cpu.dcache.LoadLockedReq_accesses::cpu.data 61 # number of LoadLockedReq accesses(hits+misses)
|
|
system.cpu.dcache.LoadLockedReq_accesses::total 61 # number of LoadLockedReq accesses(hits+misses)
|
|
system.cpu.dcache.StoreCondReq_accesses::cpu.data 61 # number of StoreCondReq accesses(hits+misses)
|
|
system.cpu.dcache.StoreCondReq_accesses::total 61 # number of StoreCondReq accesses(hits+misses)
|
|
system.cpu.dcache.demand_accesses::cpu.data 654970173 # number of demand (read+write) accesses
|
|
system.cpu.dcache.demand_accesses::total 654970173 # number of demand (read+write) accesses
|
|
system.cpu.dcache.overall_accesses::cpu.data 654970173 # number of overall (read+write) accesses
|
|
system.cpu.dcache.overall_accesses::total 654970173 # number of overall (read+write) accesses
|
|
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.014980 # miss rate for ReadReq accesses
|
|
system.cpu.dcache.ReadReq_miss_rate::total 0.014980 # miss rate for ReadReq accesses
|
|
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.010946 # miss rate for WriteReq accesses
|
|
system.cpu.dcache.WriteReq_miss_rate::total 0.010946 # miss rate for WriteReq accesses
|
|
system.cpu.dcache.demand_miss_rate::cpu.data 0.013917 # miss rate for demand accesses
|
|
system.cpu.dcache.demand_miss_rate::total 0.013917 # miss rate for demand accesses
|
|
system.cpu.dcache.overall_miss_rate::cpu.data 0.013917 # miss rate for overall accesses
|
|
system.cpu.dcache.overall_miss_rate::total 0.013917 # miss rate for overall accesses
|
|
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 21995.960608 # average ReadReq miss latency
|
|
system.cpu.dcache.ReadReq_avg_miss_latency::total 21995.960608 # average ReadReq miss latency
|
|
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 31548.331550 # average WriteReq miss latency
|
|
system.cpu.dcache.WriteReq_avg_miss_latency::total 31548.331550 # average WriteReq miss latency
|
|
system.cpu.dcache.demand_avg_miss_latency::cpu.data 23975.706608 # average overall miss latency
|
|
system.cpu.dcache.demand_avg_miss_latency::total 23975.706608 # average overall miss latency
|
|
system.cpu.dcache.overall_avg_miss_latency::cpu.data 23975.706608 # average overall miss latency
|
|
system.cpu.dcache.overall_avg_miss_latency::total 23975.706608 # average overall miss latency
|
|
system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
|
|
system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
|
|
system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
|
|
system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked
|
|
system.cpu.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
|
|
system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
|
|
system.cpu.dcache.fast_writes 0 # number of fast writes performed
|
|
system.cpu.dcache.cache_copies 0 # number of cache copies performed
|
|
system.cpu.dcache.writebacks::writebacks 3385547 # number of writebacks
|
|
system.cpu.dcache.writebacks::total 3385547 # number of writebacks
|
|
system.cpu.dcache.ReadReq_mshr_misses::cpu.data 7226087 # number of ReadReq MSHR misses
|
|
system.cpu.dcache.ReadReq_mshr_misses::total 7226087 # number of ReadReq MSHR misses
|
|
system.cpu.dcache.WriteReq_mshr_misses::cpu.data 1889149 # number of WriteReq MSHR misses
|
|
system.cpu.dcache.WriteReq_mshr_misses::total 1889149 # number of WriteReq MSHR misses
|
|
system.cpu.dcache.demand_mshr_misses::cpu.data 9115236 # number of demand (read+write) MSHR misses
|
|
system.cpu.dcache.demand_mshr_misses::total 9115236 # number of demand (read+write) MSHR misses
|
|
system.cpu.dcache.overall_mshr_misses::cpu.data 9115236 # number of overall MSHR misses
|
|
system.cpu.dcache.overall_mshr_misses::total 9115236 # number of overall MSHR misses
|
|
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 137266464000 # number of ReadReq MSHR miss cycles
|
|
system.cpu.dcache.ReadReq_mshr_miss_latency::total 137266464000 # number of ReadReq MSHR miss cycles
|
|
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 53932052000 # number of WriteReq MSHR miss cycles
|
|
system.cpu.dcache.WriteReq_mshr_miss_latency::total 53932052000 # number of WriteReq MSHR miss cycles
|
|
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 191198516000 # number of demand (read+write) MSHR miss cycles
|
|
system.cpu.dcache.demand_mshr_miss_latency::total 191198516000 # number of demand (read+write) MSHR miss cycles
|
|
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 191198516000 # number of overall MSHR miss cycles
|
|
system.cpu.dcache.overall_mshr_miss_latency::total 191198516000 # number of overall MSHR miss cycles
|
|
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.014980 # mshr miss rate for ReadReq accesses
|
|
system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.014980 # mshr miss rate for ReadReq accesses
|
|
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.010946 # mshr miss rate for WriteReq accesses
|
|
system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.010946 # mshr miss rate for WriteReq accesses
|
|
system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.013917 # mshr miss rate for demand accesses
|
|
system.cpu.dcache.demand_mshr_miss_rate::total 0.013917 # mshr miss rate for demand accesses
|
|
system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.013917 # mshr miss rate for overall accesses
|
|
system.cpu.dcache.overall_mshr_miss_rate::total 0.013917 # mshr miss rate for overall accesses
|
|
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 18995.960608 # average ReadReq mshr miss latency
|
|
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18995.960608 # average ReadReq mshr miss latency
|
|
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 28548.331550 # average WriteReq mshr miss latency
|
|
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 28548.331550 # average WriteReq mshr miss latency
|
|
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 20975.706608 # average overall mshr miss latency
|
|
system.cpu.dcache.demand_avg_mshr_miss_latency::total 20975.706608 # average overall mshr miss latency
|
|
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 20975.706608 # average overall mshr miss latency
|
|
system.cpu.dcache.overall_avg_mshr_miss_latency::total 20975.706608 # average overall mshr miss latency
|
|
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
|
|
system.cpu.l2cache.replacements 2138446 # number of replacements
|
|
system.cpu.l2cache.tagsinuse 30629.012311 # Cycle average of tags in use
|
|
system.cpu.l2cache.total_refs 8443619 # Total number of references to valid blocks.
|
|
system.cpu.l2cache.sampled_refs 2168151 # Sample count of references to valid blocks.
|
|
system.cpu.l2cache.avg_refs 3.894387 # Average number of references to valid blocks.
|
|
system.cpu.l2cache.warmup_cycle 437178443000 # Cycle when the warmup percentage was hit.
|
|
system.cpu.l2cache.occ_blocks::writebacks 14783.850246 # Average occupied blocks per requestor
|
|
system.cpu.l2cache.occ_blocks::cpu.inst 15.711580 # Average occupied blocks per requestor
|
|
system.cpu.l2cache.occ_blocks::cpu.data 15829.450485 # Average occupied blocks per requestor
|
|
system.cpu.l2cache.occ_percent::writebacks 0.451167 # Average percentage of cache occupancy
|
|
system.cpu.l2cache.occ_percent::cpu.inst 0.000479 # Average percentage of cache occupancy
|
|
system.cpu.l2cache.occ_percent::cpu.data 0.483076 # Average percentage of cache occupancy
|
|
system.cpu.l2cache.occ_percent::total 0.934723 # Average percentage of cache occupancy
|
|
system.cpu.l2cache.ReadReq_hits::cpu.inst 22 # number of ReadReq hits
|
|
system.cpu.l2cache.ReadReq_hits::cpu.data 5861680 # number of ReadReq hits
|
|
system.cpu.l2cache.ReadReq_hits::total 5861702 # number of ReadReq hits
|
|
system.cpu.l2cache.Writeback_hits::writebacks 3385547 # number of Writeback hits
|
|
system.cpu.l2cache.Writeback_hits::total 3385547 # number of Writeback hits
|
|
system.cpu.l2cache.ReadExReq_hits::cpu.data 1100121 # number of ReadExReq hits
|
|
system.cpu.l2cache.ReadExReq_hits::total 1100121 # number of ReadExReq hits
|
|
system.cpu.l2cache.demand_hits::cpu.inst 22 # number of demand (read+write) hits
|
|
system.cpu.l2cache.demand_hits::cpu.data 6961801 # number of demand (read+write) hits
|
|
system.cpu.l2cache.demand_hits::total 6961823 # number of demand (read+write) hits
|
|
system.cpu.l2cache.overall_hits::cpu.inst 22 # number of overall hits
|
|
system.cpu.l2cache.overall_hits::cpu.data 6961801 # number of overall hits
|
|
system.cpu.l2cache.overall_hits::total 6961823 # number of overall hits
|
|
system.cpu.l2cache.ReadReq_misses::cpu.inst 616 # number of ReadReq misses
|
|
system.cpu.l2cache.ReadReq_misses::cpu.data 1364407 # number of ReadReq misses
|
|
system.cpu.l2cache.ReadReq_misses::total 1365023 # number of ReadReq misses
|
|
system.cpu.l2cache.ReadExReq_misses::cpu.data 789028 # number of ReadExReq misses
|
|
system.cpu.l2cache.ReadExReq_misses::total 789028 # number of ReadExReq misses
|
|
system.cpu.l2cache.demand_misses::cpu.inst 616 # number of demand (read+write) misses
|
|
system.cpu.l2cache.demand_misses::cpu.data 2153435 # number of demand (read+write) misses
|
|
system.cpu.l2cache.demand_misses::total 2154051 # number of demand (read+write) misses
|
|
system.cpu.l2cache.overall_misses::cpu.inst 616 # number of overall misses
|
|
system.cpu.l2cache.overall_misses::cpu.data 2153435 # number of overall misses
|
|
system.cpu.l2cache.overall_misses::total 2154051 # number of overall misses
|
|
system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 32032000 # number of ReadReq miss cycles
|
|
system.cpu.l2cache.ReadReq_miss_latency::cpu.data 70949164000 # number of ReadReq miss cycles
|
|
system.cpu.l2cache.ReadReq_miss_latency::total 70981196000 # number of ReadReq miss cycles
|
|
system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 41029456000 # number of ReadExReq miss cycles
|
|
system.cpu.l2cache.ReadExReq_miss_latency::total 41029456000 # number of ReadExReq miss cycles
|
|
system.cpu.l2cache.demand_miss_latency::cpu.inst 32032000 # number of demand (read+write) miss cycles
|
|
system.cpu.l2cache.demand_miss_latency::cpu.data 111978620000 # number of demand (read+write) miss cycles
|
|
system.cpu.l2cache.demand_miss_latency::total 112010652000 # number of demand (read+write) miss cycles
|
|
system.cpu.l2cache.overall_miss_latency::cpu.inst 32032000 # number of overall miss cycles
|
|
system.cpu.l2cache.overall_miss_latency::cpu.data 111978620000 # number of overall miss cycles
|
|
system.cpu.l2cache.overall_miss_latency::total 112010652000 # number of overall miss cycles
|
|
system.cpu.l2cache.ReadReq_accesses::cpu.inst 638 # number of ReadReq accesses(hits+misses)
|
|
system.cpu.l2cache.ReadReq_accesses::cpu.data 7226087 # number of ReadReq accesses(hits+misses)
|
|
system.cpu.l2cache.ReadReq_accesses::total 7226725 # number of ReadReq accesses(hits+misses)
|
|
system.cpu.l2cache.Writeback_accesses::writebacks 3385547 # number of Writeback accesses(hits+misses)
|
|
system.cpu.l2cache.Writeback_accesses::total 3385547 # number of Writeback accesses(hits+misses)
|
|
system.cpu.l2cache.ReadExReq_accesses::cpu.data 1889149 # number of ReadExReq accesses(hits+misses)
|
|
system.cpu.l2cache.ReadExReq_accesses::total 1889149 # number of ReadExReq accesses(hits+misses)
|
|
system.cpu.l2cache.demand_accesses::cpu.inst 638 # number of demand (read+write) accesses
|
|
system.cpu.l2cache.demand_accesses::cpu.data 9115236 # number of demand (read+write) accesses
|
|
system.cpu.l2cache.demand_accesses::total 9115874 # number of demand (read+write) accesses
|
|
system.cpu.l2cache.overall_accesses::cpu.inst 638 # number of overall (read+write) accesses
|
|
system.cpu.l2cache.overall_accesses::cpu.data 9115236 # number of overall (read+write) accesses
|
|
system.cpu.l2cache.overall_accesses::total 9115874 # number of overall (read+write) accesses
|
|
system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.965517 # miss rate for ReadReq accesses
|
|
system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.188817 # miss rate for ReadReq accesses
|
|
system.cpu.l2cache.ReadReq_miss_rate::total 0.188885 # miss rate for ReadReq accesses
|
|
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.417663 # miss rate for ReadExReq accesses
|
|
system.cpu.l2cache.ReadExReq_miss_rate::total 0.417663 # miss rate for ReadExReq accesses
|
|
system.cpu.l2cache.demand_miss_rate::cpu.inst 0.965517 # miss rate for demand accesses
|
|
system.cpu.l2cache.demand_miss_rate::cpu.data 0.236246 # miss rate for demand accesses
|
|
system.cpu.l2cache.demand_miss_rate::total 0.236297 # miss rate for demand accesses
|
|
system.cpu.l2cache.overall_miss_rate::cpu.inst 0.965517 # miss rate for overall accesses
|
|
system.cpu.l2cache.overall_miss_rate::cpu.data 0.236246 # miss rate for overall accesses
|
|
system.cpu.l2cache.overall_miss_rate::total 0.236297 # miss rate for overall accesses
|
|
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 52000 # average ReadReq miss latency
|
|
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 52000 # average ReadReq miss latency
|
|
system.cpu.l2cache.ReadReq_avg_miss_latency::total 52000 # average ReadReq miss latency
|
|
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 52000 # average ReadExReq miss latency
|
|
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 52000 # average ReadExReq miss latency
|
|
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 52000 # average overall miss latency
|
|
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 52000 # average overall miss latency
|
|
system.cpu.l2cache.demand_avg_miss_latency::total 52000 # average overall miss latency
|
|
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 52000 # average overall miss latency
|
|
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 52000 # average overall miss latency
|
|
system.cpu.l2cache.overall_avg_miss_latency::total 52000 # average overall miss latency
|
|
system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
|
|
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
|
|
system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
|
|
system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
|
|
system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
|
|
system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
|
|
system.cpu.l2cache.fast_writes 0 # number of fast writes performed
|
|
system.cpu.l2cache.cache_copies 0 # number of cache copies performed
|
|
system.cpu.l2cache.writebacks::writebacks 1050331 # number of writebacks
|
|
system.cpu.l2cache.writebacks::total 1050331 # number of writebacks
|
|
system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 616 # number of ReadReq MSHR misses
|
|
system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 1364407 # number of ReadReq MSHR misses
|
|
system.cpu.l2cache.ReadReq_mshr_misses::total 1365023 # number of ReadReq MSHR misses
|
|
system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 789028 # number of ReadExReq MSHR misses
|
|
system.cpu.l2cache.ReadExReq_mshr_misses::total 789028 # number of ReadExReq MSHR misses
|
|
system.cpu.l2cache.demand_mshr_misses::cpu.inst 616 # number of demand (read+write) MSHR misses
|
|
system.cpu.l2cache.demand_mshr_misses::cpu.data 2153435 # number of demand (read+write) MSHR misses
|
|
system.cpu.l2cache.demand_mshr_misses::total 2154051 # number of demand (read+write) MSHR misses
|
|
system.cpu.l2cache.overall_mshr_misses::cpu.inst 616 # number of overall MSHR misses
|
|
system.cpu.l2cache.overall_mshr_misses::cpu.data 2153435 # number of overall MSHR misses
|
|
system.cpu.l2cache.overall_mshr_misses::total 2154051 # number of overall MSHR misses
|
|
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 24640000 # number of ReadReq MSHR miss cycles
|
|
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 54576280000 # number of ReadReq MSHR miss cycles
|
|
system.cpu.l2cache.ReadReq_mshr_miss_latency::total 54600920000 # number of ReadReq MSHR miss cycles
|
|
system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 31561120000 # number of ReadExReq MSHR miss cycles
|
|
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 31561120000 # number of ReadExReq MSHR miss cycles
|
|
system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 24640000 # number of demand (read+write) MSHR miss cycles
|
|
system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 86137400000 # number of demand (read+write) MSHR miss cycles
|
|
system.cpu.l2cache.demand_mshr_miss_latency::total 86162040000 # number of demand (read+write) MSHR miss cycles
|
|
system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 24640000 # number of overall MSHR miss cycles
|
|
system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 86137400000 # number of overall MSHR miss cycles
|
|
system.cpu.l2cache.overall_mshr_miss_latency::total 86162040000 # number of overall MSHR miss cycles
|
|
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.965517 # mshr miss rate for ReadReq accesses
|
|
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.188817 # mshr miss rate for ReadReq accesses
|
|
system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.188885 # mshr miss rate for ReadReq accesses
|
|
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.417663 # mshr miss rate for ReadExReq accesses
|
|
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.417663 # mshr miss rate for ReadExReq accesses
|
|
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.965517 # mshr miss rate for demand accesses
|
|
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.236246 # mshr miss rate for demand accesses
|
|
system.cpu.l2cache.demand_mshr_miss_rate::total 0.236297 # mshr miss rate for demand accesses
|
|
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.965517 # mshr miss rate for overall accesses
|
|
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.236246 # mshr miss rate for overall accesses
|
|
system.cpu.l2cache.overall_mshr_miss_rate::total 0.236297 # mshr miss rate for overall accesses
|
|
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 40000 # average ReadReq mshr miss latency
|
|
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 40000 # average ReadReq mshr miss latency
|
|
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 40000 # average ReadReq mshr miss latency
|
|
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 40000 # average ReadExReq mshr miss latency
|
|
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 40000 # average ReadExReq mshr miss latency
|
|
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 40000 # average overall mshr miss latency
|
|
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 40000 # average overall mshr miss latency
|
|
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 40000 # average overall mshr miss latency
|
|
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 40000 # average overall mshr miss latency
|
|
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 40000 # average overall mshr miss latency
|
|
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 40000 # average overall mshr miss latency
|
|
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
|
|
|
|
---------- End Simulation Statistics ----------
|