ad8b9636f8
Update copyright dates and author list SConscript: arch/alpha/alpha_linux_process.cc: arch/alpha/alpha_linux_process.hh: arch/alpha/alpha_memory.cc: arch/alpha/alpha_memory.hh: arch/alpha/alpha_tru64_process.cc: arch/alpha/alpha_tru64_process.hh: arch/alpha/aout_machdep.h: arch/alpha/arguments.cc: arch/alpha/arguments.hh: arch/alpha/ev5.cc: arch/alpha/ev5.hh: arch/alpha/faults.cc: arch/alpha/faults.hh: arch/alpha/isa_desc: arch/alpha/isa_traits.hh: arch/alpha/osfpal.cc: arch/alpha/osfpal.hh: arch/alpha/pseudo_inst.cc: arch/alpha/pseudo_inst.hh: arch/alpha/vptr.hh: arch/alpha/vtophys.cc: arch/alpha/vtophys.hh: base/bitfield.hh: base/callback.hh: base/circlebuf.cc: base/circlebuf.hh: base/cprintf.cc: base/cprintf.hh: base/cprintf_formats.hh: base/crc.hh: base/date.cc: base/dbl_list.hh: base/endian.hh: base/fast_alloc.cc: base/fast_alloc.hh: base/fifo_buffer.cc: base/fifo_buffer.hh: base/hashmap.hh: base/hostinfo.cc: base/hostinfo.hh: base/hybrid_pred.cc: base/hybrid_pred.hh: base/inet.cc: base/inet.hh: base/inifile.cc: base/inifile.hh: base/intmath.cc: base/intmath.hh: base/match.cc: base/match.hh: base/misc.cc: base/misc.hh: base/mod_num.hh: base/mysql.cc: base/mysql.hh: base/output.cc: base/output.hh: base/pollevent.cc: base/pollevent.hh: base/predictor.hh: base/random.cc: base/random.hh: base/range.cc: base/range.hh: base/refcnt.hh: base/remote_gdb.cc: base/remote_gdb.hh: base/res_list.hh: base/sat_counter.cc: base/sat_counter.hh: base/sched_list.hh: base/socket.cc: base/socket.hh: base/statistics.cc: base/statistics.hh: base/compression/lzss_compression.cc: base/compression/lzss_compression.hh: base/compression/null_compression.hh: base/loader/aout_object.cc: base/loader/aout_object.hh: base/loader/ecoff_object.cc: base/loader/ecoff_object.hh: base/loader/elf_object.cc: base/loader/elf_object.hh: base/loader/object_file.cc: base/loader/object_file.hh: base/loader/symtab.cc: base/loader/symtab.hh: base/stats/events.cc: base/stats/events.hh: base/stats/flags.hh: base/stats/mysql.cc: base/stats/mysql.hh: base/stats/mysql_run.hh: base/stats/output.hh: base/stats/statdb.cc: base/stats/statdb.hh: base/stats/text.cc: base/stats/text.hh: base/stats/types.hh: base/stats/visit.cc: base/stats/visit.hh: base/str.cc: base/str.hh: base/time.cc: base/time.hh: base/timebuf.hh: base/trace.cc: base/trace.hh: base/userinfo.cc: base/userinfo.hh: build/SConstruct: cpu/base.cc: cpu/base.hh: cpu/base_dyn_inst.cc: cpu/base_dyn_inst.hh: cpu/exec_context.cc: cpu/exec_context.hh: cpu/exetrace.cc: cpu/exetrace.hh: cpu/inst_seq.hh: cpu/intr_control.cc: cpu/intr_control.hh: cpu/memtest/memtest.cc: cpu/pc_event.cc: cpu/pc_event.hh: cpu/smt.hh: cpu/static_inst.cc: cpu/static_inst.hh: cpu/memtest/memtest.hh: cpu/o3/sat_counter.cc: cpu/o3/sat_counter.hh: cpu/ozone/cpu.hh: cpu/simple/cpu.cc: cpu/simple/cpu.hh: cpu/trace/opt_cpu.cc: cpu/trace/opt_cpu.hh: cpu/trace/reader/ibm_reader.cc: cpu/trace/reader/ibm_reader.hh: cpu/trace/reader/itx_reader.cc: cpu/trace/reader/itx_reader.hh: cpu/trace/reader/m5_reader.cc: cpu/trace/reader/m5_reader.hh: cpu/trace/reader/mem_trace_reader.cc: cpu/trace/reader/mem_trace_reader.hh: cpu/trace/trace_cpu.cc: cpu/trace/trace_cpu.hh: dev/alpha_access.h: dev/alpha_console.cc: dev/alpha_console.hh: dev/baddev.cc: dev/baddev.hh: dev/disk_image.cc: dev/disk_image.hh: dev/etherbus.cc: dev/etherbus.hh: dev/etherdump.cc: dev/etherdump.hh: dev/etherint.cc: dev/etherint.hh: dev/etherlink.cc: dev/etherlink.hh: dev/etherpkt.cc: dev/etherpkt.hh: dev/ethertap.cc: dev/ethertap.hh: dev/ide_ctrl.cc: dev/ide_ctrl.hh: dev/ide_disk.cc: dev/ide_disk.hh: dev/io_device.cc: dev/io_device.hh: dev/ns_gige.cc: dev/ns_gige.hh: dev/ns_gige_reg.h: dev/pciconfigall.cc: dev/pciconfigall.hh: dev/pcidev.cc: dev/pcidev.hh: dev/pcireg.h: dev/pktfifo.cc: dev/pktfifo.hh: dev/platform.cc: dev/platform.hh: dev/simconsole.cc: dev/simconsole.hh: dev/simple_disk.cc: dev/simple_disk.hh: dev/sinic.cc: dev/sinic.hh: dev/sinicreg.hh: dev/tsunami.cc: dev/tsunami.hh: dev/tsunami_cchip.cc: dev/tsunami_cchip.hh: dev/tsunami_io.cc: dev/tsunami_io.hh: dev/tsunami_pchip.cc: dev/tsunami_pchip.hh: dev/tsunamireg.h: dev/uart.cc: dev/uart.hh: dev/uart8250.cc: dev/uart8250.hh: docs/stl.hh: encumbered/cpu/full/op_class.hh: kern/kernel_stats.cc: kern/kernel_stats.hh: kern/linux/linux.hh: kern/linux/linux_syscalls.cc: kern/linux/linux_syscalls.hh: kern/linux/linux_system.cc: kern/linux/linux_system.hh: kern/linux/linux_threadinfo.hh: kern/linux/printk.cc: kern/linux/printk.hh: kern/system_events.cc: kern/system_events.hh: kern/tru64/dump_mbuf.cc: kern/tru64/dump_mbuf.hh: kern/tru64/mbuf.hh: kern/tru64/printf.cc: kern/tru64/printf.hh: kern/tru64/tru64.hh: kern/tru64/tru64_events.cc: kern/tru64/tru64_events.hh: kern/tru64/tru64_syscalls.cc: kern/tru64/tru64_syscalls.hh: kern/tru64/tru64_system.cc: kern/tru64/tru64_system.hh: python/SConscript: python/m5/__init__.py: python/m5/config.py: python/m5/convert.py: python/m5/multidict.py: python/m5/smartdict.py: sim/async.hh: sim/builder.cc: sim/builder.hh: sim/debug.cc: sim/debug.hh: sim/eventq.cc: sim/eventq.hh: sim/host.hh: sim/main.cc: sim/param.cc: sim/param.hh: sim/process.cc: sim/process.hh: sim/root.cc: sim/serialize.cc: sim/serialize.hh: sim/sim_events.cc: sim/sim_events.hh: sim/sim_exit.hh: sim/sim_object.cc: sim/sim_object.hh: sim/startup.cc: sim/startup.hh: sim/stat_control.cc: sim/stat_control.hh: sim/stats.hh: sim/syscall_emul.cc: sim/syscall_emul.hh: sim/system.cc: sim/system.hh: test/bitvectest.cc: test/circletest.cc: test/cprintftest.cc: test/genini.py: test/initest.cc: test/lru_test.cc: test/nmtest.cc: test/offtest.cc: test/paramtest.cc: test/rangetest.cc: test/sized_test.cc: test/stattest.cc: test/strnumtest.cc: test/symtest.cc: test/tokentest.cc: test/tracetest.cc: util/ccdrv/devtime.c: util/m5/m5.c: util/oprofile-top.py: util/rundiff: util/m5/m5op.h: util/m5/m5op.s: util/stats/db.py: util/stats/dbinit.py: util/stats/display.py: util/stats/info.py: util/stats/print.py: util/stats/stats.py: util/tap/tap.cc: Update copyright dates and author list --HG-- extra : convert_revision : 0faba08fc0fc0146f1efb7f61e4b043c020ff9e4
200 lines
6.5 KiB
C++
200 lines
6.5 KiB
C++
/*
|
|
* Copyright (c) 2001-2005 The Regents of The University of Michigan
|
|
* All rights reserved.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions are
|
|
* met: redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer;
|
|
* redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
* documentation and/or other materials provided with the distribution;
|
|
* neither the name of the copyright holders nor the names of its
|
|
* contributors may be used to endorse or promote products derived from
|
|
* this software without specific prior written permission.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
|
|
* A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
|
|
* OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
|
|
* SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
|
|
* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
|
* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
*/
|
|
|
|
#include <fstream>
|
|
#include <iomanip>
|
|
|
|
#include "sim/param.hh"
|
|
#include "encumbered/cpu/full/dyn_inst.hh"
|
|
#include "encumbered/cpu/full/spec_state.hh"
|
|
#include "encumbered/cpu/full/issue.hh"
|
|
#include "cpu/exetrace.hh"
|
|
#include "cpu/exec_context.hh"
|
|
#include "base/loader/symtab.hh"
|
|
#include "cpu/base.hh"
|
|
#include "cpu/static_inst.hh"
|
|
|
|
using namespace std;
|
|
|
|
|
|
////////////////////////////////////////////////////////////////////////
|
|
//
|
|
// Methods for the InstRecord object
|
|
//
|
|
|
|
|
|
void
|
|
Trace::InstRecord::dump(ostream &outs)
|
|
{
|
|
|
|
if (flags[PRINT_CYCLE])
|
|
ccprintf(outs, "%7d: ", cycle);
|
|
|
|
outs << cpu->name() << " ";
|
|
|
|
if (flags[TRACE_MISSPEC])
|
|
outs << (misspeculating ? "-" : "+") << " ";
|
|
|
|
if (flags[PRINT_THREAD_NUM])
|
|
outs << "T" << thread << " : ";
|
|
|
|
|
|
std::string sym_str;
|
|
Addr sym_addr;
|
|
if (debugSymbolTable
|
|
&& debugSymbolTable->findNearestSymbol(PC, sym_str, sym_addr)) {
|
|
if (PC != sym_addr)
|
|
sym_str += csprintf("+%d", PC - sym_addr);
|
|
outs << "@" << sym_str << " : ";
|
|
}
|
|
else {
|
|
outs << "0x" << hex << PC << " : ";
|
|
}
|
|
|
|
//
|
|
// Print decoded instruction
|
|
//
|
|
|
|
#if defined(__GNUC__) && (__GNUC__ < 3)
|
|
// There's a bug in gcc 2.x library that prevents setw()
|
|
// from working properly on strings
|
|
string mc(staticInst->disassemble(PC, debugSymbolTable));
|
|
while (mc.length() < 26)
|
|
mc += " ";
|
|
outs << mc;
|
|
#else
|
|
outs << setw(26) << left << staticInst->disassemble(PC, debugSymbolTable);
|
|
#endif
|
|
|
|
outs << " : ";
|
|
|
|
if (flags[PRINT_OP_CLASS]) {
|
|
outs << opClassStrings[staticInst->opClass()] << " : ";
|
|
}
|
|
|
|
if (flags[PRINT_RESULT_DATA] && data_status != DataInvalid) {
|
|
outs << " D=";
|
|
#if 0
|
|
if (data_status == DataDouble)
|
|
ccprintf(outs, "%f", data.as_double);
|
|
else
|
|
ccprintf(outs, "%#018x", data.as_int);
|
|
#else
|
|
ccprintf(outs, "%#018x", data.as_int);
|
|
#endif
|
|
}
|
|
|
|
if (flags[PRINT_EFF_ADDR] && addr_valid)
|
|
outs << " A=0x" << hex << addr;
|
|
|
|
if (flags[PRINT_INT_REGS] && regs_valid) {
|
|
for (int i = 0; i < 32;)
|
|
for (int j = i + 1; i <= j; i++)
|
|
ccprintf(outs, "r%02d = %#018x%s", i, iregs->regs[i],
|
|
((i == j) ? "\n" : " "));
|
|
outs << "\n";
|
|
}
|
|
|
|
if (flags[PRINT_FETCH_SEQ] && fetch_seq_valid)
|
|
outs << " FetchSeq=" << dec << fetch_seq;
|
|
|
|
if (flags[PRINT_CP_SEQ] && cp_seq_valid)
|
|
outs << " CPSeq=" << dec << cp_seq;
|
|
|
|
//
|
|
// End of line...
|
|
//
|
|
outs << endl;
|
|
}
|
|
|
|
|
|
vector<bool> Trace::InstRecord::flags(NUM_BITS);
|
|
|
|
////////////////////////////////////////////////////////////////////////
|
|
//
|
|
// Parameter space for per-cycle execution address tracing options.
|
|
// Derive from ParamContext so we can override checkParams() function.
|
|
//
|
|
class ExecutionTraceParamContext : public ParamContext
|
|
{
|
|
public:
|
|
ExecutionTraceParamContext(const string &_iniSection)
|
|
: ParamContext(_iniSection)
|
|
{
|
|
}
|
|
|
|
void checkParams(); // defined at bottom of file
|
|
};
|
|
|
|
ExecutionTraceParamContext exeTraceParams("exetrace");
|
|
|
|
Param<bool> exe_trace_spec(&exeTraceParams, "speculative",
|
|
"capture speculative instructions", true);
|
|
|
|
Param<bool> exe_trace_print_cycle(&exeTraceParams, "print_cycle",
|
|
"print cycle number", true);
|
|
Param<bool> exe_trace_print_opclass(&exeTraceParams, "print_opclass",
|
|
"print op class", true);
|
|
Param<bool> exe_trace_print_thread(&exeTraceParams, "print_thread",
|
|
"print thread number", true);
|
|
Param<bool> exe_trace_print_effaddr(&exeTraceParams, "print_effaddr",
|
|
"print effective address", true);
|
|
Param<bool> exe_trace_print_data(&exeTraceParams, "print_data",
|
|
"print result data", true);
|
|
Param<bool> exe_trace_print_iregs(&exeTraceParams, "print_iregs",
|
|
"print all integer regs", false);
|
|
Param<bool> exe_trace_print_fetchseq(&exeTraceParams, "print_fetchseq",
|
|
"print fetch sequence number", false);
|
|
Param<bool> exe_trace_print_cp_seq(&exeTraceParams, "print_cpseq",
|
|
"print correct-path sequence number", false);
|
|
|
|
//
|
|
// Helper function for ExecutionTraceParamContext::checkParams() just
|
|
// to get us into the InstRecord namespace
|
|
//
|
|
void
|
|
Trace::InstRecord::setParams()
|
|
{
|
|
flags[TRACE_MISSPEC] = exe_trace_spec;
|
|
|
|
flags[PRINT_CYCLE] = exe_trace_print_cycle;
|
|
flags[PRINT_OP_CLASS] = exe_trace_print_opclass;
|
|
flags[PRINT_THREAD_NUM] = exe_trace_print_thread;
|
|
flags[PRINT_RESULT_DATA] = exe_trace_print_effaddr;
|
|
flags[PRINT_EFF_ADDR] = exe_trace_print_data;
|
|
flags[PRINT_INT_REGS] = exe_trace_print_iregs;
|
|
flags[PRINT_FETCH_SEQ] = exe_trace_print_fetchseq;
|
|
flags[PRINT_CP_SEQ] = exe_trace_print_cp_seq;
|
|
}
|
|
|
|
void
|
|
ExecutionTraceParamContext::checkParams()
|
|
{
|
|
Trace::InstRecord::setParams();
|
|
}
|
|
|