Slightly improved the major hack need to correctly assign the number of ports per core. CPUs have two ports: icache + dcache. MemTester has one port. |
||
---|---|---|
.. | ||
boot | ||
common | ||
example | ||
splash2 |
Slightly improved the major hack need to correctly assign the number of ports per core. CPUs have two ports: icache + dcache. MemTester has one port. |
||
---|---|---|
.. | ||
boot | ||
common | ||
example | ||
splash2 |