sanchayanmaity/gem5
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity
gem5/src/cpu/ozone
History
Nathan Binkert 1aef5c06a3 Rework the way SCons recurses into subdirectories, making it 
automatic.  The point is that now a subdirectory can be added
to the build process just by creating a SConscript file in it.
The process has two passes.  On the first pass, all subdirs
of the root of the tree are searched for SConsopts files.
These files contain any command line options that ought to be
added for a particular subdirectory.  On the second pass,
all subdirs of the src directory are searched for SConscript
files.  These files describe how to build any given subdirectory.
I have added a Source() function.  Any file (relative to the
directory in which the SConscript resides) passed to that
function is added to the build.  Clean up everything to take
advantage of Source().
function is added to the list of files to be built.

--HG--
extra : convert_revision : 103f6b490d2eb224436688c89cdc015211c4fd30
2007-03-10 23:00:54 -08:00
..
back_end.cc Update copyright. 2006-06-07 16:02:55 -04:00
back_end.hh Include the right version of faults.hh 2006-10-28 04:00:24 -04:00
back_end_impl.hh Replace tests of LOCKED/UNCACHEABLE flags with isLocked()/isUncacheable(). 2006-10-08 14:48:24 -07:00
base_dyn_inst.cc Changes to get OzoneCPU to compile once more. 2006-06-22 23:33:26 -04:00
bpred_unit.cc Changes to get OzoneCPU to compile once more. 2006-06-22 23:33:26 -04:00
checker_builder.cc Adjustments for the AlphaTLB changing to AlphaISA::TLB and changing register file functions to not take faults 2006-11-01 16:44:45 -05:00
cpu.cc Changes to get OzoneCPU to compile once more. 2006-06-22 23:33:26 -04:00
cpu.hh *MiscReg->*MiscRegNoEffect, *MiscRegWithEffect->*MiscReg 2007-03-07 15:04:31 -05:00
cpu_builder.cc Fix typo. 2006-11-12 23:31:29 -05:00
cpu_impl.hh *MiscReg->*MiscRegNoEffect, *MiscRegWithEffect->*MiscReg 2007-03-07 15:04:31 -05:00
dyn_inst.cc Update copyright. 2006-06-07 16:02:55 -04:00
dyn_inst.hh *MiscReg->*MiscRegNoEffect, *MiscRegWithEffect->*MiscReg 2007-03-07 15:04:31 -05:00
dyn_inst_impl.hh *MiscReg->*MiscRegNoEffect, *MiscRegWithEffect->*MiscReg 2007-03-07 15:04:31 -05:00
ea_list.cc Updated Authors from bk prs info 2006-05-31 19:26:56 -04:00
ea_list.hh Cleaned up include files and got rid of many using directives in header files. 2006-08-15 05:07:15 -04:00
front_end.cc Changes to get OzoneCPU to compile once more. 2006-06-22 23:33:26 -04:00
front_end.hh little fixes i noticed while searching for reason for address range issues (but these weren't the cause of the problem). 2006-12-15 17:55:47 -05:00
front_end_impl.hh Updates to support new interrupt processing and removal of PcPAL. 2006-11-12 20:15:30 -05:00
inorder_back_end.cc Update copyright. 2006-06-07 16:02:55 -04:00
inorder_back_end.hh Get rid of unused lock code. 2006-12-12 02:21:03 -05:00
inorder_back_end_impl.hh *MiscReg->*MiscRegNoEffect, *MiscRegWithEffect->*MiscReg 2007-03-07 15:04:31 -05:00
inst_queue.cc Update copyright. 2006-06-07 16:02:55 -04:00
inst_queue.hh Update copyright. 2006-06-07 16:02:55 -04:00
inst_queue_impl.hh Move all of the parameters of the Root SimObject so they are 2007-03-06 11:13:43 -08:00
lsq_unit.cc Update copyright. 2006-06-07 16:02:55 -04:00
lsq_unit.hh Replace tests of LOCKED/UNCACHEABLE flags with isLocked()/isUncacheable(). 2006-10-08 14:48:24 -07:00
lsq_unit_impl.hh Replace tests of LOCKED/UNCACHEABLE flags with isLocked()/isUncacheable(). 2006-10-08 14:48:24 -07:00
lw_back_end.cc Update copyright. 2006-06-07 16:02:55 -04:00
lw_back_end.hh Include the right version of faults.hh 2006-10-28 04:00:24 -04:00
lw_back_end_impl.hh *MiscReg->*MiscRegNoEffect, *MiscRegWithEffect->*MiscReg 2007-03-07 15:04:31 -05:00
lw_lsq.cc Update copyright. 2006-06-07 16:02:55 -04:00
lw_lsq.hh little fixes i noticed while searching for reason for address range issues (but these weren't the cause of the problem). 2006-12-15 17:55:47 -05:00
lw_lsq_impl.hh some forgotten commits 2007-02-12 18:40:08 -05:00
null_predictor.hh Cleaned up include files and got rid of many using directives in header files. 2006-08-15 05:07:15 -04:00
ozone_base_dyn_inst.cc Split off instantiation into separate CC files for each of the models. This makes it easier to be able to specify only certain CPU models. 2006-06-17 21:39:25 -04:00
ozone_impl.hh Cleaned up include files and got rid of many using directives in header files. 2006-08-15 05:07:15 -04:00
rename_table.cc Changes to get OzoneCPU to compile once more. 2006-06-22 23:33:26 -04:00
rename_table.hh Update copyright. 2006-06-07 16:02:55 -04:00
rename_table_impl.hh Update copyright. 2006-06-07 16:02:55 -04:00
SConscript Rework the way SCons recurses into subdirectories, making it 2007-03-10 23:00:54 -08:00
SConsopts Rework the way SCons recurses into subdirectories, making it 2007-03-10 23:00:54 -08:00
simple_base_dyn_inst.cc Split off instantiation into separate CC files for each of the models. This makes it easier to be able to specify only certain CPU models. 2006-06-17 21:39:25 -04:00
simple_cpu_builder.cc Adjustments for the AlphaTLB changing to AlphaISA::TLB and changing register file functions to not take faults 2006-11-01 16:44:45 -05:00
simple_impl.hh Cleaned up include files and got rid of many using directives in header files. 2006-08-15 05:07:15 -04:00
simple_params.hh Merge zizzer.eecs.umich.edu:/bk/newmem/ 2006-11-01 19:00:59 -05:00
thread_state.hh *MiscReg->*MiscRegNoEffect, *MiscRegWithEffect->*MiscReg 2007-03-07 15:04:31 -05:00