8cefbc93cf
console/Makefile:
Added copyright
added CROSS_COMPILE variable
removed install target
console/console.c:
console/dbmentry.S:
console/paljtokern.S:
console/paljtoslave.S:
console/printf.c:
h/cia.h:
h/cserve.h:
h/dc21164FromGasSources.h:
h/eb164.h:
h/ev5_alpha_defs.h:
h/ev5_defs.h:
h/ev5_impure.h:
h/ev5_osfalpha_defs.h:
h/ev5_paldef.h:
h/fromHudsonMacros.h:
h/fromHudsonOsf.h:
h/lib.h:
h/platform.h:
h/regdefs.h:
h/rpb.h:
palcode/Makefile:
palcode/osfpal.S:
palcode/osfpal_cache_copy.S:
palcode/osfpal_cache_copy_unaligned.S:
palcode/platform_m5.S:
palcode/platform_tlaser.S:
added hp and our copyright
206 lines
6.3 KiB
ArmAsm
206 lines
6.3 KiB
ArmAsm
/*
|
|
Copyright (c) 2003, 2004
|
|
The Regents of The University of Michigan
|
|
All Rights Reserved
|
|
|
|
This code is part of the M5 simulator, developed by Nathan Binkert,
|
|
Erik Hallnor, Steve Raasch, and Steve Reinhardt, with contributions
|
|
from Ron Dreslinski, Dave Greene, Lisa Hsu, Ali Saidi, and Andrew
|
|
Schultz.
|
|
|
|
Permission is granted to use, copy, create derivative works and
|
|
redistribute this software and such derivative works for any purpose,
|
|
so long as the copyright notice above, this grant of permission, and
|
|
the disclaimer below appear in all copies made; and so long as the
|
|
name of The University of Michigan is not used in any advertising or
|
|
publicity pertaining to the use or distribution of this software
|
|
without specific, written prior authorization.
|
|
|
|
THIS SOFTWARE IS PROVIDED AS IS, WITHOUT REPRESENTATION FROM THE
|
|
UNIVERSITY OF MICHIGAN AS TO ITS FITNESS FOR ANY PURPOSE, AND WITHOUT
|
|
WARRANTY BY THE UNIVERSITY OF MICHIGAN OF ANY KIND, EITHER EXPRESS OR
|
|
IMPLIED, INCLUDING WITHOUT LIMITATION THE IMPLIED WARRANTIES OF
|
|
MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. THE REGENTS OF
|
|
THE UNIVERSITY OF MICHIGAN SHALL NOT BE LIABLE FOR ANY DAMAGES,
|
|
INCLUDING DIRECT, SPECIAL, INDIRECT, INCIDENTAL, OR CONSEQUENTIAL
|
|
DAMAGES, WITH RESPECT TO ANY CLAIM ARISING OUT OF OR IN CONNECTION
|
|
WITH THE USE OF THE SOFTWARE, EVEN IF IT HAS BEEN OR IS HEREAFTER
|
|
ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.
|
|
*/
|
|
/*
|
|
Copyright 1993 Hewlett-Packard Development Company, L.P.
|
|
|
|
Permission is hereby granted, free of charge, to any person obtaining a copy of
|
|
this software and associated documentation files (the "Software"), to deal in
|
|
the Software without restriction, including without limitation the rights to
|
|
use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies
|
|
of the Software, and to permit persons to whom the Software is furnished to do
|
|
so, subject to the following conditions:
|
|
|
|
The above copyright notice and this permission notice shall be included in all
|
|
copies or substantial portions of the Software.
|
|
|
|
THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
|
|
AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
|
|
OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
|
|
SOFTWARE.
|
|
*/
|
|
#include "dc21164FromGasSources.h" // DECchip 21164 specific definitions
|
|
#include "ev5_defs.h"
|
|
#include "fromHudsonOsf.h" // OSF/1 specific definitions
|
|
#include "fromHudsonMacros.h" // Global macro definitions
|
|
#include "ev5_impure.h" // Scratch & logout area data structures
|
|
#include "platform.h" // Platform specific definitions
|
|
|
|
.global palJToKern
|
|
.text 3
|
|
palJToKern:
|
|
/* Jump to kernel
|
|
args:
|
|
Kernel address - a0
|
|
PCBB - a1
|
|
First free PFN - a3?
|
|
|
|
Enable kseg addressing in ICSR
|
|
Enable kseg addressing in MCSR
|
|
Set VTBR -- Set to 1GB as per SRM, or maybe 8GB??
|
|
Set PCBB -- pass pointer in arg
|
|
Set PTBR -- get it out of PCB
|
|
Set KSP -- get it out of PCB
|
|
|
|
Jump to kernel address
|
|
|
|
Kernel args-
|
|
s0 first free PFN
|
|
s1 ptbr
|
|
s2 argc 0
|
|
s3 argv NULL
|
|
s5 osf_param (sysconfigtab) NULL
|
|
*/
|
|
|
|
ALIGN_BRANCH
|
|
|
|
ldq_p a0, 0(zero)
|
|
ldq_p a1, 8(zero)
|
|
ldq_p a3, 16(zero)
|
|
|
|
#ifdef undef
|
|
LDLI(t0,0x200000000) // 8GB, like the Mikasa
|
|
LDLI(t0,0x40000000) // 1GB, like the SRM
|
|
STALL // don't dual issue the load with mtpr -pb
|
|
#endif
|
|
/* Point the Vptbr at 8GB */
|
|
lda t0, 0x1(zero)
|
|
sll t0, 33, t0
|
|
|
|
mtpr t0, mVptBr // Load Mbox copy
|
|
mtpr t0, iVptBr // Load Ibox copy
|
|
STALL // don't dual issue the load with mtpr -pb
|
|
|
|
/* Turn on superpage mapping in the mbox and icsr */
|
|
lda t0, (2<<MCSR_V_SP)(zero) // Get a '10' (binary) in MCSR<SP>
|
|
STALL // don't dual issue the load with mtpr -pb
|
|
mtpr t0, mcsr // Set the super page mode enable bit
|
|
STALL // don't dual issue the load with mtpr -pb
|
|
|
|
lda t0, 0(zero)
|
|
mtpr t0, dtbAsn
|
|
mtpr t0, itbAsn
|
|
|
|
LDLI (t1,0x20000000)
|
|
STALL // don't dual issue the load with mtpr -pb
|
|
mfpr t0, icsr // Enable superpage mapping
|
|
STALL // don't dual issue the load with mtpr -pb
|
|
bis t0, t1, t0
|
|
mtpr t0, icsr
|
|
|
|
STALL // Required stall to update chip ...
|
|
STALL
|
|
STALL
|
|
STALL
|
|
STALL
|
|
|
|
ldq_p s0, PCB_Q_PTBR(a1)
|
|
sll s0, VA_S_OFF, s0 // Shift PTBR into position
|
|
STALL // don't dual issue the load with mtpr -pb
|
|
mtpr s0, ptPtbr // PHYSICAL MBOX INST -> MT PT20 IN 0,1
|
|
STALL // don't dual issue the load with mtpr -pb
|
|
ldq_p sp, PCB_Q_KSP(a1)
|
|
|
|
mtpr a0, excAddr // Load the dispatch address.
|
|
STALL // don't dual issue the load with mtpr -pb
|
|
bis a3, zero, a0 // first free PFN
|
|
ldq_p a1, PCB_Q_PTBR(a1) // ptbr
|
|
ldq_p a2, 24(zero) // argc
|
|
ldq_p a3, 32(zero) // argv
|
|
ldq_p a4, 40(zero) // environ
|
|
lda a5, 0(zero) // osf_param
|
|
STALL // don't dual issue the load with mtpr -pb
|
|
mtpr zero, dtbIa // Flush all D-stream TB entries
|
|
mtpr zero, itbIa // Flush all I-stream TB entries
|
|
br zero, 2f
|
|
|
|
ALIGN_BLOCK
|
|
|
|
2: NOP
|
|
mtpr zero, icFlush // Flush the icache.
|
|
NOP
|
|
NOP
|
|
|
|
NOP // Required NOPs ... 1-10
|
|
NOP
|
|
NOP
|
|
NOP
|
|
NOP
|
|
NOP
|
|
NOP
|
|
NOP
|
|
NOP
|
|
NOP
|
|
|
|
NOP // Required NOPs ... 11-20
|
|
NOP
|
|
NOP
|
|
NOP
|
|
NOP
|
|
NOP
|
|
NOP
|
|
NOP
|
|
NOP
|
|
NOP
|
|
|
|
NOP // Required NOPs ... 21-30
|
|
NOP
|
|
NOP
|
|
NOP
|
|
NOP
|
|
NOP
|
|
NOP
|
|
NOP
|
|
NOP
|
|
NOP
|
|
|
|
NOP // Required NOPs ... 31-40
|
|
NOP
|
|
NOP
|
|
NOP
|
|
NOP
|
|
NOP
|
|
NOP
|
|
NOP
|
|
NOP
|
|
NOP
|
|
|
|
|
|
|
|
NOP // Required NOPs ... 41-44
|
|
NOP
|
|
NOP
|
|
NOP
|
|
|
|
hw_rei_stall // Dispatch to kernel
|
|
|
|
|