8a53da22c2
the current implementation of the fetch buffer in the o3 cpu is only allowed to be the size of a cache line. some architectures, e.g., ARM, have fetch buffers smaller than a cache line, see slide 22 at: http://www.arm.com/files/pdf/at-exploring_the_design_of_the_cortex-a15.pdf this patch allows the fetch buffer to be set to values smaller than a cache line. |
||
---|---|---|
.. | ||
boot | ||
common | ||
example | ||
ruby | ||
splash2 | ||
topologies |