gem5/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_CMP_token/stats.txt
Andreas Hansson 0b1108c7a3 Ruby: Bump the stats after recent memory controller changes
This patch simply bumps the stats to avoid having failing
regressions. Someone with more insight in the changes should verify
that these differences all make sense.
2012-09-10 11:57:47 -04:00

111 lines
12 KiB
Plaintext

---------- Begin Simulation Statistics ----------
sim_seconds 0.000043 # Number of seconds simulated
sim_ticks 43073 # Number of ticks simulated
final_tick 43073 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000 # Frequency of simulated ticks
host_inst_rate 22520 # Simulator instruction rate (inst/s)
host_op_rate 22517 # Simulator op (including micro ops) rate (op/s)
host_tick_rate 376297 # Simulator tick rate (ticks/s)
host_mem_usage 231852 # Number of bytes of host memory used
host_seconds 0.11 # Real time elapsed on the host
sim_insts 2577 # Number of instructions simulated
sim_ops 2577 # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst 10340 # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data 3016 # Number of bytes read from this memory
system.physmem.bytes_read::total 13356 # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst 10340 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total 10340 # Number of instructions bytes read from this memory
system.physmem.bytes_written::cpu.data 2058 # Number of bytes written to this memory
system.physmem.bytes_written::total 2058 # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst 2585 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data 415 # Number of read requests responded to by this memory
system.physmem.num_reads::total 3000 # Number of read requests responded to by this memory
system.physmem.num_writes::cpu.data 294 # Number of write requests responded to by this memory
system.physmem.num_writes::total 294 # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst 240057577 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data 70020663 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total 310078239 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst 240057577 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total 240057577 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::cpu.data 47779351 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total 47779351 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::cpu.inst 240057577 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data 117800014 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total 357857591 # Total bandwidth to/from this memory (bytes/s)
system.l1_cntrl0.L1DcacheMemory.num_data_array_reads 0 # number of data array reads
system.l1_cntrl0.L1DcacheMemory.num_data_array_writes 0 # number of data array writes
system.l1_cntrl0.L1DcacheMemory.num_tag_array_reads 0 # number of tag array reads
system.l1_cntrl0.L1DcacheMemory.num_tag_array_writes 0 # number of tag array writes
system.l1_cntrl0.L1DcacheMemory.num_tag_array_stalls 0 # number of stalls caused by tag array
system.l1_cntrl0.L1DcacheMemory.num_data_array_stalls 0 # number of stalls caused by data array
system.l1_cntrl0.L1IcacheMemory.num_data_array_reads 0 # number of data array reads
system.l1_cntrl0.L1IcacheMemory.num_data_array_writes 0 # number of data array writes
system.l1_cntrl0.L1IcacheMemory.num_tag_array_reads 0 # number of tag array reads
system.l1_cntrl0.L1IcacheMemory.num_tag_array_writes 0 # number of tag array writes
system.l1_cntrl0.L1IcacheMemory.num_tag_array_stalls 0 # number of stalls caused by tag array
system.l1_cntrl0.L1IcacheMemory.num_data_array_stalls 0 # number of stalls caused by data array
system.l2_cntrl0.L2cacheMemory.num_data_array_reads 0 # number of data array reads
system.l2_cntrl0.L2cacheMemory.num_data_array_writes 0 # number of data array writes
system.l2_cntrl0.L2cacheMemory.num_tag_array_reads 0 # number of tag array reads
system.l2_cntrl0.L2cacheMemory.num_tag_array_writes 0 # number of tag array writes
system.l2_cntrl0.L2cacheMemory.num_tag_array_stalls 0 # number of stalls caused by tag array
system.l2_cntrl0.L2cacheMemory.num_data_array_stalls 0 # number of stalls caused by data array
system.cpu.dtb.fetch_hits 0 # ITB hits
system.cpu.dtb.fetch_misses 0 # ITB misses
system.cpu.dtb.fetch_acv 0 # ITB acv
system.cpu.dtb.fetch_accesses 0 # ITB accesses
system.cpu.dtb.read_hits 415 # DTB read hits
system.cpu.dtb.read_misses 4 # DTB read misses
system.cpu.dtb.read_acv 0 # DTB read access violations
system.cpu.dtb.read_accesses 419 # DTB read accesses
system.cpu.dtb.write_hits 294 # DTB write hits
system.cpu.dtb.write_misses 4 # DTB write misses
system.cpu.dtb.write_acv 0 # DTB write access violations
system.cpu.dtb.write_accesses 298 # DTB write accesses
system.cpu.dtb.data_hits 709 # DTB hits
system.cpu.dtb.data_misses 8 # DTB misses
system.cpu.dtb.data_acv 0 # DTB access violations
system.cpu.dtb.data_accesses 717 # DTB accesses
system.cpu.itb.fetch_hits 2586 # ITB hits
system.cpu.itb.fetch_misses 11 # ITB misses
system.cpu.itb.fetch_acv 0 # ITB acv
system.cpu.itb.fetch_accesses 2597 # ITB accesses
system.cpu.itb.read_hits 0 # DTB read hits
system.cpu.itb.read_misses 0 # DTB read misses
system.cpu.itb.read_acv 0 # DTB read access violations
system.cpu.itb.read_accesses 0 # DTB read accesses
system.cpu.itb.write_hits 0 # DTB write hits
system.cpu.itb.write_misses 0 # DTB write misses
system.cpu.itb.write_acv 0 # DTB write access violations
system.cpu.itb.write_accesses 0 # DTB write accesses
system.cpu.itb.data_hits 0 # DTB hits
system.cpu.itb.data_misses 0 # DTB misses
system.cpu.itb.data_acv 0 # DTB access violations
system.cpu.itb.data_accesses 0 # DTB accesses
system.cpu.workload.num_syscalls 4 # Number of system calls
system.cpu.numCycles 43073 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu.committedInsts 2577 # Number of instructions committed
system.cpu.committedOps 2577 # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses 2375 # Number of integer alu accesses
system.cpu.num_fp_alu_accesses 6 # Number of float alu accesses
system.cpu.num_func_calls 140 # number of times a function call or return occured
system.cpu.num_conditional_control_insts 238 # number of instructions that are conditional controls
system.cpu.num_int_insts 2375 # number of integer instructions
system.cpu.num_fp_insts 6 # number of float instructions
system.cpu.num_int_register_reads 2998 # number of times the integer registers were read
system.cpu.num_int_register_writes 1768 # number of times the integer registers were written
system.cpu.num_fp_register_reads 6 # number of times the floating registers were read
system.cpu.num_fp_register_writes 0 # number of times the floating registers were written
system.cpu.num_mem_refs 717 # number of memory refs
system.cpu.num_load_insts 419 # Number of load instructions
system.cpu.num_store_insts 298 # Number of store instructions
system.cpu.num_idle_cycles 0 # Number of idle cycles
system.cpu.num_busy_cycles 43073 # Number of busy cycles
system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles
system.cpu.idle_fraction 0 # Percentage of idle cycles
---------- End Simulation Statistics ----------