de366a16f1
This patch adds support for simulating with multiple threads, each of which operates on an event queue. Each sim object specifies which eventq is would like to be on. A custom barrier implementation is being added using which eventqs synchronize. The patch was tested in two different configurations: 1. ruby_network_test.py: in this simulation L1 cache controllers receive requests from the cpu. The requests are replied to immediately without any communication taking place with any other level. 2. twosys-tsunami-simple-atomic: this configuration simulates a client-server system which are connected by an ethernet link. We still lack the ability to communicate using message buffers or ports. But other things like simulation start and end, synchronizing after every quantum are working. Committed by: Nilay Vaish
132 lines
3.4 KiB
C++
132 lines
3.4 KiB
C++
/*
|
|
* Copyright (c) 2006 The Regents of The University of Michigan
|
|
* Copyright (c) 2013 Advanced Micro Devices, Inc.
|
|
* Copyright (c) 2013 Mark D. Hill and David A. Wood
|
|
* All rights reserved.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions are
|
|
* met: redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer;
|
|
* redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
* documentation and/or other materials provided with the distribution;
|
|
* neither the name of the copyright holders nor the names of its
|
|
* contributors may be used to endorse or promote products derived from
|
|
* this software without specific prior written permission.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
|
|
* A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
|
|
* OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
|
|
* SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
|
|
* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
|
* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
*
|
|
* Authors: Nathan Binkert
|
|
* Steve Reinhardt
|
|
*/
|
|
|
|
#include <iostream>
|
|
#include <string>
|
|
|
|
#include "base/callback.hh"
|
|
#include "base/output.hh"
|
|
#include "sim/core.hh"
|
|
#include "sim/eventq.hh"
|
|
|
|
using namespace std;
|
|
|
|
namespace SimClock {
|
|
/// The simulated frequency of curTick(). (In ticks per second)
|
|
Tick Frequency;
|
|
|
|
namespace Float {
|
|
double s;
|
|
double ms;
|
|
double us;
|
|
double ns;
|
|
double ps;
|
|
|
|
double Hz;
|
|
double kHz;
|
|
double MHz;
|
|
double GHZ;
|
|
} // namespace Float
|
|
|
|
namespace Int {
|
|
Tick s;
|
|
Tick ms;
|
|
Tick us;
|
|
Tick ns;
|
|
Tick ps;
|
|
} // namespace Float
|
|
|
|
} // namespace SimClock
|
|
|
|
void
|
|
setClockFrequency(Tick ticksPerSecond)
|
|
{
|
|
using namespace SimClock;
|
|
Frequency = ticksPerSecond;
|
|
Float::s = static_cast<double>(Frequency);
|
|
Float::ms = Float::s / 1.0e3;
|
|
Float::us = Float::s / 1.0e6;
|
|
Float::ns = Float::s / 1.0e9;
|
|
Float::ps = Float::s / 1.0e12;
|
|
|
|
Float::Hz = 1.0 / Float::s;
|
|
Float::kHz = 1.0 / Float::ms;
|
|
Float::MHz = 1.0 / Float::us;
|
|
Float::GHZ = 1.0 / Float::ns;
|
|
|
|
Int::s = Frequency;
|
|
Int::ms = Int::s / 1000;
|
|
Int::us = Int::ms / 1000;
|
|
Int::ns = Int::us / 1000;
|
|
Int::ps = Int::ns / 1000;
|
|
|
|
}
|
|
|
|
void
|
|
setOutputDir(const string &dir)
|
|
{
|
|
simout.setDirectory(dir);
|
|
}
|
|
|
|
/**
|
|
* Queue of C++ callbacks to invoke on simulator exit.
|
|
*/
|
|
inline CallbackQueue &
|
|
exitCallbacks()
|
|
{
|
|
static CallbackQueue theQueue;
|
|
return theQueue;
|
|
}
|
|
|
|
/**
|
|
* Register an exit callback.
|
|
*/
|
|
void
|
|
registerExitCallback(Callback *callback)
|
|
{
|
|
exitCallbacks().add(callback);
|
|
}
|
|
|
|
/**
|
|
* Do C++ simulator exit processing. Exported to SWIG to be invoked
|
|
* when simulator terminates via Python's atexit mechanism.
|
|
*/
|
|
void
|
|
doExitCleanup()
|
|
{
|
|
exitCallbacks().process();
|
|
exitCallbacks().clear();
|
|
|
|
cout.flush();
|
|
}
|
|
|