cf05fa476d
create an m5 package in python/m5
move the objects package into the m5 package
move the m5config into the m5 package as config
leave both importers outside of the package.
SConscript:
sim/main.cc:
move sim/pyconfig/* -> python
python/SConscript:
m5config.py -> m5/config.py (now automatically embedded)
objects -> python/m5/objects
embed all python files in python/m5
python/m5/config.py:
importer renamed mpy_importer
move code to m5/__init__.py
test/genini.py:
deal with new python organization
keep track of paths we want to add and add them after parameters
are parsed.
--HG--
rename : sim/pyconfig/SConscript => python/SConscript
rename : sim/pyconfig/m5config.py => python/m5/config.py
rename : objects/AlphaConsole.mpy => python/m5/objects/AlphaConsole.mpy
rename : objects/AlphaTLB.mpy => python/m5/objects/AlphaTLB.mpy
rename : objects/BadDevice.mpy => python/m5/objects/BadDevice.mpy
rename : objects/BaseCPU.mpy => python/m5/objects/BaseCPU.mpy
rename : objects/BaseCache.mpy => python/m5/objects/BaseCache.mpy
rename : objects/BaseSystem.mpy => python/m5/objects/BaseSystem.mpy
rename : objects/Bus.mpy => python/m5/objects/Bus.mpy
rename : objects/CoherenceProtocol.mpy => python/m5/objects/CoherenceProtocol.mpy
rename : objects/Device.mpy => python/m5/objects/Device.mpy
rename : objects/DiskImage.mpy => python/m5/objects/DiskImage.mpy
rename : objects/Ethernet.mpy => python/m5/objects/Ethernet.mpy
rename : objects/Ide.mpy => python/m5/objects/Ide.mpy
rename : objects/IntrControl.mpy => python/m5/objects/IntrControl.mpy
rename : objects/MemTest.mpy => python/m5/objects/MemTest.mpy
rename : objects/Pci.mpy => python/m5/objects/Pci.mpy
rename : objects/PhysicalMemory.mpy => python/m5/objects/PhysicalMemory.mpy
rename : objects/Platform.mpy => python/m5/objects/Platform.mpy
rename : objects/Process.mpy => python/m5/objects/Process.mpy
rename : objects/Repl.mpy => python/m5/objects/Repl.mpy
rename : objects/Root.mpy => python/m5/objects/Root.mpy
rename : objects/SimConsole.mpy => python/m5/objects/SimConsole.mpy
rename : objects/SimpleDisk.mpy => python/m5/objects/SimpleDisk.mpy
rename : objects/Tsunami.mpy => python/m5/objects/Tsunami.mpy
rename : objects/Uart.mpy => python/m5/objects/Uart.mpy
extra : convert_revision : aebf6ccda33028b1125974ca8b6aeab6f7570f30
38 lines
1.8 KiB
Text
38 lines
1.8 KiB
Text
from BaseMem import BaseMem
|
|
|
|
simobj BaseCache(BaseMem):
|
|
type = 'BaseCache'
|
|
adaptive_compression = Param.Bool(False,
|
|
"Use an adaptive compression scheme")
|
|
assoc = Param.Int("associativity")
|
|
block_size = Param.Int("block size in bytes")
|
|
compressed_bus = Param.Bool(False,
|
|
"This cache connects to a compressed memory")
|
|
compression_latency = Param.Int(0,
|
|
"Latency in cycles of compression algorithm")
|
|
do_copy = Param.Bool(False, "perform fast copies in the cache")
|
|
hash_delay = Param.Int(1, "time in cycles of hash access")
|
|
in_bus = Param.Bus(NULL, "incoming bus object")
|
|
lifo = Param.Bool(False,
|
|
"whether this NIC partition should use LIFO repl. policy")
|
|
max_miss_count = Param.Counter(0,
|
|
"number of misses to handle before calling exit")
|
|
mshrs = Param.Int("number of MSHRs (max outstanding requests)")
|
|
out_bus = Param.Bus("outgoing bus object")
|
|
prioritizeRequests = Param.Bool(False,
|
|
"always service demand misses first")
|
|
protocol = Param.CoherenceProtocol(NULL, "coherence protocol to use")
|
|
repl = Param.Repl(NULL, "replacement policy")
|
|
size = Param.Int("capacity in bytes")
|
|
split = Param.Bool(False, "whether or not this cache is split")
|
|
split_size = Param.Int(0,
|
|
"How many ways of the cache belong to CPU/LRU partition")
|
|
store_compressed = Param.Bool(False,
|
|
"Store compressed data in the cache")
|
|
subblock_size = Param.Int(0,
|
|
"Size of subblock in IIC used for compression")
|
|
tgts_per_mshr = Param.Int("max number of accesses per MSHR")
|
|
trace_addr = Param.Addr(0, "address to trace")
|
|
two_queue = Param.Bool(False,
|
|
"whether the lifo should have two queue replacement")
|
|
write_buffers = Param.Int(8, "number of write buffers")
|