ee62a0fec8
A whole bunch of stuff has been converted to use the new params stuff, but the CPU wasn't one of them. While we're at it, make some things a bit more stylish. Most of the work was done by Gabe, I just cleaned stuff up a bit more at the end.
209 lines
5.7 KiB
C++
209 lines
5.7 KiB
C++
/*
|
|
* Copyright (c) 2002-2005 The Regents of The University of Michigan
|
|
* All rights reserved.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions are
|
|
* met: redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer;
|
|
* redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
* documentation and/or other materials provided with the distribution;
|
|
* neither the name of the copyright holders nor the names of its
|
|
* contributors may be used to endorse or promote products derived from
|
|
* this software without specific prior written permission.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
|
|
* A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
|
|
* OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
|
|
* SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
|
|
* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
|
* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
*
|
|
* Authors: Steve Reinhardt
|
|
*/
|
|
|
|
#ifndef __CPU_SIMPLE_TIMING_HH__
|
|
#define __CPU_SIMPLE_TIMING_HH__
|
|
|
|
#include "cpu/simple/base.hh"
|
|
|
|
#include "params/TimingSimpleCPU.hh"
|
|
|
|
class TimingSimpleCPU : public BaseSimpleCPU
|
|
{
|
|
public:
|
|
|
|
TimingSimpleCPU(TimingSimpleCPUParams * params);
|
|
virtual ~TimingSimpleCPU();
|
|
|
|
virtual void init();
|
|
|
|
public:
|
|
Event *drainEvent;
|
|
|
|
private:
|
|
|
|
class CpuPort : public Port
|
|
{
|
|
protected:
|
|
TimingSimpleCPU *cpu;
|
|
Tick lat;
|
|
|
|
public:
|
|
|
|
CpuPort(const std::string &_name, TimingSimpleCPU *_cpu, Tick _lat)
|
|
: Port(_name, _cpu), cpu(_cpu), lat(_lat)
|
|
{ }
|
|
|
|
bool snoopRangeSent;
|
|
|
|
protected:
|
|
|
|
virtual Tick recvAtomic(PacketPtr pkt);
|
|
|
|
virtual void recvFunctional(PacketPtr pkt);
|
|
|
|
virtual void recvStatusChange(Status status);
|
|
|
|
virtual void getDeviceAddressRanges(AddrRangeList &resp,
|
|
bool &snoop)
|
|
{ resp.clear(); snoop = false; }
|
|
|
|
struct TickEvent : public Event
|
|
{
|
|
PacketPtr pkt;
|
|
TimingSimpleCPU *cpu;
|
|
|
|
TickEvent(TimingSimpleCPU *_cpu)
|
|
:Event(&mainEventQueue), cpu(_cpu) {}
|
|
const char *description() const { return "Timing CPU tick"; }
|
|
void schedule(PacketPtr _pkt, Tick t);
|
|
};
|
|
|
|
};
|
|
|
|
class IcachePort : public CpuPort
|
|
{
|
|
public:
|
|
|
|
IcachePort(TimingSimpleCPU *_cpu, Tick _lat)
|
|
: CpuPort(_cpu->name() + "-iport", _cpu, _lat), tickEvent(_cpu)
|
|
{ }
|
|
|
|
protected:
|
|
|
|
virtual bool recvTiming(PacketPtr pkt);
|
|
|
|
virtual void recvRetry();
|
|
|
|
struct ITickEvent : public TickEvent
|
|
{
|
|
|
|
ITickEvent(TimingSimpleCPU *_cpu)
|
|
: TickEvent(_cpu) {}
|
|
void process();
|
|
const char *description() const { return "Timing CPU icache tick"; }
|
|
};
|
|
|
|
ITickEvent tickEvent;
|
|
|
|
};
|
|
|
|
class DcachePort : public CpuPort
|
|
{
|
|
public:
|
|
|
|
DcachePort(TimingSimpleCPU *_cpu, Tick _lat)
|
|
: CpuPort(_cpu->name() + "-dport", _cpu, _lat), tickEvent(_cpu)
|
|
{ }
|
|
|
|
virtual void setPeer(Port *port);
|
|
|
|
protected:
|
|
|
|
virtual bool recvTiming(PacketPtr pkt);
|
|
|
|
virtual void recvRetry();
|
|
|
|
struct DTickEvent : public TickEvent
|
|
{
|
|
DTickEvent(TimingSimpleCPU *_cpu)
|
|
: TickEvent(_cpu) {}
|
|
void process();
|
|
const char *description() const { return "Timing CPU dcache tick"; }
|
|
};
|
|
|
|
DTickEvent tickEvent;
|
|
|
|
};
|
|
|
|
IcachePort icachePort;
|
|
DcachePort dcachePort;
|
|
|
|
PacketPtr ifetch_pkt;
|
|
PacketPtr dcache_pkt;
|
|
|
|
Tick previousTick;
|
|
|
|
public:
|
|
|
|
virtual Port *getPort(const std::string &if_name, int idx = -1);
|
|
|
|
virtual void serialize(std::ostream &os);
|
|
virtual void unserialize(Checkpoint *cp, const std::string §ion);
|
|
|
|
virtual unsigned int drain(Event *drain_event);
|
|
virtual void resume();
|
|
|
|
void switchOut();
|
|
void takeOverFrom(BaseCPU *oldCPU);
|
|
|
|
virtual void activateContext(int thread_num, int delay);
|
|
virtual void suspendContext(int thread_num);
|
|
|
|
template <class T>
|
|
Fault read(Addr addr, T &data, unsigned flags);
|
|
|
|
Fault translateDataReadAddr(Addr vaddr, Addr &paddr,
|
|
int size, unsigned flags);
|
|
|
|
template <class T>
|
|
Fault write(T data, Addr addr, unsigned flags, uint64_t *res);
|
|
|
|
Fault translateDataWriteAddr(Addr vaddr, Addr &paddr,
|
|
int size, unsigned flags);
|
|
|
|
void fetch();
|
|
void completeIfetch(PacketPtr );
|
|
void completeDataAccess(PacketPtr );
|
|
void advanceInst(Fault fault);
|
|
|
|
/**
|
|
* Print state of address in memory system via PrintReq (for
|
|
* debugging).
|
|
*/
|
|
void printAddr(Addr a);
|
|
|
|
private:
|
|
|
|
typedef EventWrapper<TimingSimpleCPU, &TimingSimpleCPU::fetch> FetchEvent;
|
|
FetchEvent *fetchEvent;
|
|
|
|
struct IprEvent : Event {
|
|
Packet *pkt;
|
|
TimingSimpleCPU *cpu;
|
|
IprEvent(Packet *_pkt, TimingSimpleCPU *_cpu, Tick t);
|
|
virtual void process();
|
|
virtual const char *description() const;
|
|
};
|
|
|
|
void completeDrain();
|
|
};
|
|
|
|
#endif // __CPU_SIMPLE_TIMING_HH__
|