76cd4393c0
Objects that are can be serialized are supposed to inherit from the
Serializable class. This class is meant to provide a unified API for
such objects. However, so far it has mainly been used by SimObjects
due to some fundamental design limitations. This changeset redesigns
to the serialization interface to make it more generic and hide the
underlying checkpoint storage. Specifically:
* Add a set of APIs to serialize into a subsection of the current
object. Previously, objects that needed this functionality would
use ad-hoc solutions using nameOut() and section name
generation. In the new world, an object that implements the
interface has the methods serializeSection() and
unserializeSection() that serialize into a named /subsection/ of
the current object. Calling serialize() serializes an object into
the current section.
* Move the name() method from Serializable to SimObject as it is no
longer needed for serialization. The fully qualified section name
is generated by the main serialization code on the fly as objects
serialize sub-objects.
* Add a scoped ScopedCheckpointSection helper class. Some objects
need to serialize data structures, that are not deriving from
Serializable, into subsections. Previously, this was done using
nameOut() and manual section name generation. To simplify this,
this changeset introduces a ScopedCheckpointSection() helper
class. When this class is instantiated, it adds a new /subsection/
and subsequent serialization calls during the lifetime of this
helper class happen inside this section (or a subsection in case
of nested sections).
* The serialize() call is now const which prevents accidental state
manipulation during serialization. Objects that rely on modifying
state can use the serializeOld() call instead. The default
implementation simply calls serialize(). Note: The old-style calls
need to be explicitly called using the
serializeOld()/serializeSectionOld() style APIs. These are used by
default when serializing SimObjects.
* Both the input and output checkpoints now use their own named
types. This hides underlying checkpoint implementation from
objects that need checkpointing and makes it easier to change the
underlying checkpoint storage code.
135 lines
4.2 KiB
C++
Executable file
135 lines
4.2 KiB
C++
Executable file
/*
|
|
* Copyright (c) 2007 MIPS Technologies, Inc.
|
|
* All rights reserved.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions are
|
|
* met: redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer;
|
|
* redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
* documentation and/or other materials provided with the distribution;
|
|
* neither the name of the copyright holders nor the names of its
|
|
* contributors may be used to endorse or promote products derived from
|
|
* this software without specific prior written permission.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
|
|
* A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
|
|
* OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
|
|
* SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
|
|
* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
|
* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
*
|
|
* Authors: Rick Strong
|
|
*/
|
|
|
|
#ifndef __ARCH_MIPS_INTERRUPT_HH__
|
|
#define __ARCH_MIPS_INTERRUPT_HH__
|
|
|
|
#include <string>
|
|
|
|
#include "arch/mips/faults.hh"
|
|
#include "base/compiler.hh"
|
|
#include "base/misc.hh"
|
|
#include "params/MipsInterrupts.hh"
|
|
#include "sim/serialize.hh"
|
|
#include "sim/sim_object.hh"
|
|
|
|
class BaseCPU;
|
|
class Checkpoint;
|
|
|
|
namespace MipsISA
|
|
{
|
|
|
|
class Interrupts : public SimObject
|
|
{
|
|
public:
|
|
typedef MipsInterruptsParams Params;
|
|
|
|
const Params *
|
|
params() const
|
|
{
|
|
return dynamic_cast<const Params *>(_params);
|
|
}
|
|
|
|
Interrupts(Params * p) : SimObject(p)
|
|
{
|
|
}
|
|
|
|
void
|
|
setCPU(BaseCPU *_cpu)
|
|
{}
|
|
|
|
// post(int int_num, int index) is responsible
|
|
// for posting an interrupt. It sets a bit
|
|
// in intstatus corresponding to Cause IP*. The
|
|
// MIPS register Cause is updated by updateIntrInfo
|
|
// which is called by checkInterrupts
|
|
//
|
|
void post(int int_num, ThreadContext *tc);
|
|
void post(int int_num, int index);
|
|
|
|
// clear(int int_num, int index) is responsible
|
|
// for clearing an interrupt. It clear a bit
|
|
// in intstatus corresponding to Cause IP*. The
|
|
// MIPS register Cause is updated by updateIntrInfo
|
|
// which is called by checkInterrupts
|
|
//
|
|
void clear(int int_num, ThreadContext* tc);
|
|
void clear(int int_num, int index);
|
|
|
|
// clearAll() is responsible
|
|
// for clearing all interrupts. It clears all bits
|
|
// in intstatus corresponding to Cause IP*. The
|
|
// MIPS register Cause is updated by updateIntrInfo
|
|
// which is called by checkInterrupts
|
|
//
|
|
void clearAll(ThreadContext *tc);
|
|
void clearAll();
|
|
|
|
// getInterrupt(ThreadContext * tc) checks if an interrupt
|
|
// should be returned. It ands the interrupt mask and
|
|
// and interrupt pending bits to see if one exists. It
|
|
// also makes sure interrupts are enabled (IE) and
|
|
// that ERL and ERX are not set
|
|
//
|
|
Fault getInterrupt(ThreadContext *tc);
|
|
|
|
// updateIntrInfo(ThreadContext *tc) const syncs the
|
|
// MIPS cause register with the instatus variable. instatus
|
|
// is essentially a copy of the MIPS cause[IP7:IP0]
|
|
//
|
|
void updateIntrInfo(ThreadContext *tc) const;
|
|
bool interruptsPending(ThreadContext *tc) const;
|
|
bool onCpuTimerInterrupt(ThreadContext *tc) const;
|
|
|
|
bool
|
|
checkInterrupts(ThreadContext *tc) const
|
|
{
|
|
return interruptsPending(tc);
|
|
}
|
|
|
|
|
|
void
|
|
serialize(CheckpointOut &cp) const M5_ATTR_OVERRIDE
|
|
{
|
|
fatal("Serialization of Interrupts Unimplemented for MIPS");
|
|
}
|
|
|
|
void
|
|
unserialize(CheckpointIn &cp) M5_ATTR_OVERRIDE
|
|
{
|
|
fatal("Unserialization of Interrupts Unimplemented for MIPS");
|
|
}
|
|
};
|
|
|
|
}
|
|
|
|
#endif
|
|
|