6f6adbf0f6
This patch changes the default system clock from 1THz to 1GHz. This clock is used by all modules that do not override the default (parent clock), and primarily affects the IO subsystem. Every DMA device uses its clock to schedule the next transfer, and the change will thus cause this inter-transfer delay to be longer. The default clock of the bus is removed, as the clock inherited from the system provides exactly the same value. A follow-on patch will bump the stats. |
||
|---|---|---|
| .. | ||
| arch | ||
| base | ||
| cpu | ||
| dev | ||
| doc | ||
| doxygen | ||
| kern | ||
| mem | ||
| python | ||
| sim | ||
| unittest | ||
| Doxyfile | ||
| SConscript | ||