| .. |
|
insts
|
ARM: Rename the RevOp base class to something more generic.
|
2010-06-02 12:58:08 -05:00 |
|
isa
|
ARM: Warn about and ignore accesses to DCCISW.
|
2010-06-02 12:58:08 -05:00 |
|
linux
|
ARM: Allow ARM processes to start in Thumb mode.
|
2010-06-02 12:58:00 -05:00 |
|
ArmInterrupts.py
|
ARM: Boilerplate full-system code.
|
2009-11-17 18:02:08 -06:00 |
|
ArmNativeTrace.py
|
ARM: Make the ARM native tracer stop M5 if control diverges.
|
2009-07-29 00:17:11 -07:00 |
|
ArmSystem.py
|
ARM: Boilerplate full-system code.
|
2009-11-17 18:02:08 -06:00 |
|
ArmTLB.py
|
arm: Unify the ARM tlb. We forgot about this when we did the rest.
|
2009-04-21 15:40:25 -07:00 |
|
faults.cc
|
ARM: Trigger system calls from the SupervisorCall invoke method.
|
2010-06-02 12:58:05 -05:00 |
|
faults.hh
|
ARM: Trigger system calls from the SupervisorCall invoke method.
|
2010-06-02 12:58:05 -05:00 |
|
interrupts.cc
|
ARM: Boilerplate full-system code.
|
2009-11-17 18:02:08 -06:00 |
|
interrupts.hh
|
ARM: Boilerplate full-system code.
|
2009-11-17 18:02:08 -06:00 |
|
intregs.hh
|
ARM: Eliminate the unused rhi and rlo operands.
|
2010-06-02 12:58:03 -05:00 |
|
isa.hh
|
ARM: Implement a function to decode CP15 registers to MiscReg indices.
|
2010-06-02 12:58:08 -05:00 |
|
isa_traits.hh
|
ARM: Add base classes for multiply instructions.
|
2010-06-02 12:58:03 -05:00 |
|
kernel_stats.hh
|
ARM: Boilerplate full-system code.
|
2009-11-17 18:02:08 -06:00 |
|
locked_mem.hh
|
arm: add ARM support to M5
|
2009-04-05 18:53:15 -07:00 |
|
microcode_rom.hh
|
arm: include missing file for arm
|
2009-04-21 15:40:26 -07:00 |
|
miscregs.cc
|
ARM: Implement a function to decode CP15 registers to MiscReg indices.
|
2010-06-02 12:58:08 -05:00 |
|
miscregs.hh
|
ARM: Allow accesses to the software thread id registers.
|
2010-06-02 12:58:08 -05:00 |
|
mmaped_ipr.hh
|
arm: add ARM support to M5
|
2009-04-05 18:53:15 -07:00 |
|
nativetrace.cc
|
ARM: Split the condition codes out of the CPSR.
|
2009-11-08 02:08:40 -08:00 |
|
nativetrace.hh
|
ARM: Make the ARM native tracer stop M5 if control diverges.
|
2009-07-29 00:17:11 -07:00 |
|
pagetable.cc
|
arm: add ARM support to M5
|
2009-04-05 18:53:15 -07:00 |
|
pagetable.hh
|
arm: add ARM support to M5
|
2009-04-05 18:53:15 -07:00 |
|
predecoder.hh
|
ARM: Make the predecoder print out the ExtMachInst it gathered when traced.
|
2010-06-02 12:58:03 -05:00 |
|
process.cc
|
ARM: Move the mmap region to where Linux actually has it.
|
2010-06-02 12:58:04 -05:00 |
|
process.hh
|
ARM: Allow ARM processes to start in Thumb mode.
|
2010-06-02 12:58:00 -05:00 |
|
registers.hh
|
ARM: Fix the constant describing the number of floating point registers.
|
2010-06-02 12:58:04 -05:00 |
|
remote_gdb.hh
|
arm: add ARM support to M5
|
2009-04-05 18:53:15 -07:00 |
|
SConscript
|
ARM: Implement a function to decode CP15 registers to MiscReg indices.
|
2010-06-02 12:58:08 -05:00 |
|
SConsopts
|
arm: add ARM support to M5
|
2009-04-05 18:53:15 -07:00 |
|
stacktrace.cc
|
ARM: Boilerplate full-system code.
|
2009-11-17 18:02:08 -06:00 |
|
stacktrace.hh
|
ARM: Boilerplate full-system code.
|
2009-11-17 18:02:08 -06:00 |
|
system.cc
|
ARM: Boilerplate full-system code.
|
2009-11-17 18:02:08 -06:00 |
|
system.hh
|
ARM: Boilerplate full-system code.
|
2009-11-17 18:02:08 -06:00 |
|
tlb.cc
|
ARM: Track the current ISA mode using the PC.
|
2010-06-02 12:57:59 -05:00 |
|
tlb.hh
|
arm: Unify the ARM tlb. We forgot about this when we did the rest.
|
2009-04-21 15:40:25 -07:00 |
|
types.hh
|
ARM: Rearrange the load/store double/exclusive, table branch thumb decoding.
|
2010-06-02 12:58:07 -05:00 |
|
utility.cc
|
ARM: Replace the "never" condition with the "unconditional" condition.
|
2010-06-02 12:58:00 -05:00 |
|
utility.hh
|
ARM: Rework how unrecognized/unimplemented instructions are handled.
|
2010-06-02 12:58:04 -05:00 |
|
vtophys.cc
|
arm: add ARM support to M5
|
2009-04-05 18:53:15 -07:00 |
|
vtophys.hh
|
arm: add ARM support to M5
|
2009-04-05 18:53:15 -07:00 |
