689cab36c9
--HG-- extra : convert_revision : f799b65f1b2a6bf43605e6870b0f39b473dc492b
152 lines
4.7 KiB
C++
152 lines
4.7 KiB
C++
/*
|
|
* Copyright (c) 2004-2006 The Regents of The University of Michigan
|
|
* All rights reserved.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions are
|
|
* met: redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer;
|
|
* redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
* documentation and/or other materials provided with the distribution;
|
|
* neither the name of the copyright holders nor the names of its
|
|
* contributors may be used to endorse or promote products derived from
|
|
* this software without specific prior written permission.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
|
|
* A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
|
|
* OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
|
|
* SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
|
|
* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
|
* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
*
|
|
* Authors: Kevin Lim
|
|
*/
|
|
|
|
#include "cpu/o3/alpha/dyn_inst.hh"
|
|
|
|
template <class Impl>
|
|
AlphaDynInst<Impl>::AlphaDynInst(ExtMachInst inst, Addr PC, Addr NPC,
|
|
Addr Pred_PC, Addr Pred_NPC,
|
|
InstSeqNum seq_num, O3CPU *cpu)
|
|
: BaseDynInst<Impl>(inst, PC, NPC, Pred_PC, Pred_NPC, seq_num, cpu)
|
|
{
|
|
initVars();
|
|
}
|
|
|
|
template <class Impl>
|
|
AlphaDynInst<Impl>::AlphaDynInst(StaticInstPtr &_staticInst)
|
|
: BaseDynInst<Impl>(_staticInst)
|
|
{
|
|
initVars();
|
|
}
|
|
|
|
template <class Impl>
|
|
void
|
|
AlphaDynInst<Impl>::initVars()
|
|
{
|
|
// Make sure to have the renamed register entries set to the same
|
|
// as the normal register entries. It will allow the IQ to work
|
|
// without any modifications.
|
|
for (int i = 0; i < this->staticInst->numDestRegs(); i++) {
|
|
this->_destRegIdx[i] = this->staticInst->destRegIdx(i);
|
|
}
|
|
|
|
for (int i = 0; i < this->staticInst->numSrcRegs(); i++) {
|
|
this->_srcRegIdx[i] = this->staticInst->srcRegIdx(i);
|
|
this->_readySrcRegIdx[i] = 0;
|
|
}
|
|
}
|
|
|
|
template <class Impl>
|
|
Fault
|
|
AlphaDynInst<Impl>::execute()
|
|
{
|
|
// @todo: Pretty convoluted way to avoid squashing from happening
|
|
// when using the TC during an instruction's execution
|
|
// (specifically for instructions that have side-effects that use
|
|
// the TC). Fix this.
|
|
bool in_syscall = this->thread->inSyscall;
|
|
this->thread->inSyscall = true;
|
|
|
|
this->fault = this->staticInst->execute(this, this->traceData);
|
|
|
|
this->thread->inSyscall = in_syscall;
|
|
|
|
return this->fault;
|
|
}
|
|
|
|
template <class Impl>
|
|
Fault
|
|
AlphaDynInst<Impl>::initiateAcc()
|
|
{
|
|
// @todo: Pretty convoluted way to avoid squashing from happening
|
|
// when using the TC during an instruction's execution
|
|
// (specifically for instructions that have side-effects that use
|
|
// the TC). Fix this.
|
|
bool in_syscall = this->thread->inSyscall;
|
|
this->thread->inSyscall = true;
|
|
|
|
this->fault = this->staticInst->initiateAcc(this, this->traceData);
|
|
|
|
this->thread->inSyscall = in_syscall;
|
|
|
|
return this->fault;
|
|
}
|
|
|
|
template <class Impl>
|
|
Fault
|
|
AlphaDynInst<Impl>::completeAcc(PacketPtr pkt)
|
|
{
|
|
this->fault = this->staticInst->completeAcc(pkt, this, this->traceData);
|
|
|
|
return this->fault;
|
|
}
|
|
|
|
#if FULL_SYSTEM
|
|
template <class Impl>
|
|
Fault
|
|
AlphaDynInst<Impl>::hwrei()
|
|
{
|
|
// Can only do a hwrei when in pal mode.
|
|
if (!(this->readPC() & 0x3))
|
|
return new AlphaISA::UnimplementedOpcodeFault;
|
|
|
|
// Set the next PC based on the value of the EXC_ADDR IPR.
|
|
this->setNextPC(this->cpu->readMiscRegNoEffect(AlphaISA::IPR_EXC_ADDR,
|
|
this->threadNumber));
|
|
|
|
// Tell CPU to clear any state it needs to if a hwrei is taken.
|
|
this->cpu->hwrei(this->threadNumber);
|
|
|
|
// FIXME: XXX check for interrupts? XXX
|
|
return NoFault;
|
|
}
|
|
|
|
template <class Impl>
|
|
void
|
|
AlphaDynInst<Impl>::trap(Fault fault)
|
|
{
|
|
this->cpu->trap(fault, this->threadNumber);
|
|
}
|
|
|
|
template <class Impl>
|
|
bool
|
|
AlphaDynInst<Impl>::simPalCheck(int palFunc)
|
|
{
|
|
return this->cpu->simPalCheck(palFunc, this->threadNumber);
|
|
}
|
|
#else
|
|
template <class Impl>
|
|
void
|
|
AlphaDynInst<Impl>::syscall(int64_t callnum)
|
|
{
|
|
this->cpu->syscall(callnum, this->threadNumber);
|
|
}
|
|
#endif
|
|
|