This changes the default ARM system to a Versatile Express-like system that supports 2GB of memory and PCI devices and updates the default kernels/file-systems for AArch64 ARM systems (64-bit) to support up to 32GB of memory and PCI devices. Some platforms that are no longer supported have been pruned from the configuration files. In addition a set of 64-bit ARM regressions have been added to the regression system.
139 lines
5.8 KiB
Python
139 lines
5.8 KiB
Python
# Copyright (c) 2012 ARM Limited
|
|
# All rights reserved.
|
|
#
|
|
# The license below extends only to copyright in the software and shall
|
|
# not be construed as granting a license to any other intellectual
|
|
# property including but not limited to intellectual property relating
|
|
# to a hardware implementation of the functionality of the software
|
|
# licensed hereunder. You may use the software subject to the license
|
|
# terms below provided that you ensure that this notice is replicated
|
|
# unmodified and in its entirety in all distributions of the software,
|
|
# modified or unmodified, in source code or in binary form.
|
|
#
|
|
# Redistribution and use in source and binary forms, with or without
|
|
# modification, are permitted provided that the following conditions are
|
|
# met: redistributions of source code must retain the above copyright
|
|
# notice, this list of conditions and the following disclaimer;
|
|
# redistributions in binary form must reproduce the above copyright
|
|
# notice, this list of conditions and the following disclaimer in the
|
|
# documentation and/or other materials provided with the distribution;
|
|
# neither the name of the copyright holders nor the names of its
|
|
# contributors may be used to endorse or promote products derived from
|
|
# this software without specific prior written permission.
|
|
#
|
|
# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
# "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
# LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
|
|
# A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
|
|
# OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
|
|
# SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
|
|
# LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
# DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
# THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
# (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
|
# OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
#
|
|
# Authors: Andreas Sandberg
|
|
|
|
from abc import ABCMeta, abstractmethod
|
|
import m5
|
|
from m5.objects import *
|
|
from m5.proxy import *
|
|
m5.util.addToPath('../configs/common')
|
|
import FSConfig
|
|
from Caches import *
|
|
from base_config import *
|
|
from O3_ARM_v7a import *
|
|
from Benchmarks import SysConfig
|
|
|
|
class ArmSESystemUniprocessor(BaseSESystemUniprocessor):
|
|
"""Syscall-emulation builder for ARM uniprocessor systems.
|
|
|
|
A small tweak of the syscall-emulation builder to use more
|
|
representative cache configurations.
|
|
"""
|
|
|
|
def __init__(self, **kwargs):
|
|
BaseSESystem.__init__(self, **kwargs)
|
|
|
|
def create_caches_private(self, cpu):
|
|
# The atomic SE configurations do not use caches
|
|
if self.mem_mode == "timing":
|
|
# Use the more representative cache configuration
|
|
cpu.addTwoLevelCacheHierarchy(O3_ARM_v7a_ICache(),
|
|
O3_ARM_v7a_DCache(),
|
|
O3_ARM_v7aL2())
|
|
|
|
class LinuxArmSystemBuilder(object):
|
|
"""Mix-in that implements create_system.
|
|
|
|
This mix-in is intended as a convenient way of adding an
|
|
ARM-specific create_system method to a class deriving from one of
|
|
the generic base systems.
|
|
"""
|
|
def __init__(self, machine_type, **kwargs):
|
|
"""
|
|
Arguments:
|
|
machine_type -- String describing the platform to simulate
|
|
num_cpus -- integer number of CPUs in the system
|
|
"""
|
|
self.machine_type = machine_type
|
|
self.num_cpus = kwargs.get('num_cpus', 1)
|
|
self.mem_size = kwargs.get('mem_size', '256MB')
|
|
|
|
def create_system(self):
|
|
sc = SysConfig(None, self.mem_size, None)
|
|
system = FSConfig.makeArmSystem(self.mem_mode,
|
|
self.machine_type, self.num_cpus,
|
|
sc, False)
|
|
|
|
# We typically want the simulator to panic if the kernel
|
|
# panics or oopses. This prevents the simulator from running
|
|
# an obviously failed test case until the end of time.
|
|
system.panic_on_panic = True
|
|
system.panic_on_oops = True
|
|
|
|
self.init_system(system)
|
|
return system
|
|
|
|
class LinuxArmFSSystem(LinuxArmSystemBuilder,
|
|
BaseFSSystem):
|
|
"""Basic ARM full system builder."""
|
|
|
|
def __init__(self, machine_type='VExpress_EMM', **kwargs):
|
|
"""Initialize an ARM system that supports full system simulation.
|
|
|
|
Note: Keyword arguments that are not listed below will be
|
|
passed to the BaseFSSystem.
|
|
|
|
Keyword Arguments:
|
|
machine_type -- String describing the platform to simulate
|
|
"""
|
|
BaseSystem.__init__(self, **kwargs)
|
|
LinuxArmSystemBuilder.__init__(self, machine_type, **kwargs)
|
|
|
|
def create_caches_private(self, cpu):
|
|
# Use the more representative cache configuration
|
|
cpu.addTwoLevelCacheHierarchy(O3_ARM_v7a_ICache(),
|
|
O3_ARM_v7a_DCache(),
|
|
O3_ARM_v7aL2())
|
|
|
|
class LinuxArmFSSystemUniprocessor(LinuxArmSystemBuilder,
|
|
BaseFSSystemUniprocessor):
|
|
"""Basic ARM full system builder for uniprocessor systems.
|
|
|
|
Note: This class is a specialization of the ArmFSSystem and is
|
|
only really needed to provide backwards compatibility for existing
|
|
test cases.
|
|
"""
|
|
|
|
def __init__(self, machine_type='VExpress_EMM', **kwargs):
|
|
BaseFSSystemUniprocessor.__init__(self, **kwargs)
|
|
LinuxArmSystemBuilder.__init__(self, machine_type, **kwargs)
|
|
|
|
class LinuxArmFSSwitcheroo(LinuxArmSystemBuilder, BaseFSSwitcheroo):
|
|
"""Uniprocessor ARM system prepared for CPU switching"""
|
|
|
|
def __init__(self, machine_type='VExpress_EMM', **kwargs):
|
|
BaseFSSwitcheroo.__init__(self, **kwargs)
|
|
LinuxArmSystemBuilder.__init__(self, machine_type, **kwargs)
|