eb5d9ba72b
This instruction basically returns the number of nanoseconds that the CPU has been running.
58 lines
2.4 KiB
C
58 lines
2.4 KiB
C
/*
|
|
* Copyright (c) 2003-2006 The Regents of The University of Michigan
|
|
* All rights reserved.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions are
|
|
* met: redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer;
|
|
* redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
* documentation and/or other materials provided with the distribution;
|
|
* neither the name of the copyright holders nor the names of its
|
|
* contributors may be used to endorse or promote products derived from
|
|
* this software without specific prior written permission.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
|
|
* A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
|
|
* OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
|
|
* SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
|
|
* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
|
* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
*
|
|
* Authors: Nathan Binkert
|
|
* Ali Saidi
|
|
*/
|
|
|
|
#ifndef __M5OP_H__
|
|
#define __M5OP_H__
|
|
|
|
#include <stdint.h>
|
|
|
|
void arm(uint64_t address);
|
|
void quiesce(void);
|
|
void quiesceNs(uint64_t ns);
|
|
void quiesceCycle(uint64_t cycles);
|
|
uint64_t quiesceTime(void);
|
|
uint64_t rpns();
|
|
|
|
void m5_exit(uint64_t ns_delay);
|
|
uint64_t m5_initparam(void);
|
|
void m5_checkpoint(uint64_t ns_delay, uint64_t ns_period);
|
|
void m5_reset_stats(uint64_t ns_delay, uint64_t ns_period);
|
|
void m5_dump_stats(uint64_t ns_delay, uint64_t ns_period);
|
|
void m5_dumpreset_stats(uint64_t ns_delay, uint64_t ns_period);
|
|
uint64_t m5_readfile(void *buffer, uint64_t len, uint64_t offset);
|
|
void m5_debugbreak(void);
|
|
void m5_switchcpu(void);
|
|
void m5_addsymbol(uint64_t addr, char *symbol);
|
|
void m5_panic(void);
|
|
void m5_anbegin(uint64_t s);
|
|
void m5_anwait(uint64_t s, uint64_t w);
|
|
|
|
#endif // __M5OP_H__
|