108 lines
3.8 KiB
Python
108 lines
3.8 KiB
Python
# -*- mode:python -*-
|
|
|
|
# Copyright (c) 2006 The Regents of The University of Michigan
|
|
# All rights reserved.
|
|
#
|
|
# Redistribution and use in source and binary forms, with or without
|
|
# modification, are permitted provided that the following conditions are
|
|
# met: redistributions of source code must retain the above copyright
|
|
# notice, this list of conditions and the following disclaimer;
|
|
# redistributions in binary form must reproduce the above copyright
|
|
# notice, this list of conditions and the following disclaimer in the
|
|
# documentation and/or other materials provided with the distribution;
|
|
# neither the name of the copyright holders nor the names of its
|
|
# contributors may be used to endorse or promote products derived from
|
|
# this software without specific prior written permission.
|
|
#
|
|
# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
# "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
# LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
|
|
# A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
|
|
# OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
|
|
# SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
|
|
# LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
# DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
# THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
# (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
|
# OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
#
|
|
# Authors: Steve Reinhardt
|
|
# Gabe Black
|
|
|
|
Import('*')
|
|
|
|
if env['FULL_SYSTEM']:
|
|
SimObject('BadDevice.py')
|
|
SimObject('CopyEngine.py')
|
|
SimObject('Device.py')
|
|
SimObject('DiskImage.py')
|
|
SimObject('Ethernet.py')
|
|
SimObject('Ide.py')
|
|
SimObject('Pci.py')
|
|
SimObject('Platform.py')
|
|
SimObject('SimpleDisk.py')
|
|
SimObject('Terminal.py')
|
|
SimObject('Uart.py')
|
|
|
|
Source('baddev.cc')
|
|
Source('copy_engine.cc')
|
|
Source('disk_image.cc')
|
|
Source('etherbus.cc')
|
|
Source('etherdevice.cc')
|
|
Source('etherdump.cc')
|
|
Source('etherint.cc')
|
|
Source('etherlink.cc')
|
|
Source('etherpkt.cc')
|
|
Source('ethertap.cc')
|
|
Source('i8254xGBe.cc')
|
|
Source('ide_ctrl.cc')
|
|
Source('ide_disk.cc')
|
|
Source('intel_8254_timer.cc')
|
|
Source('io_device.cc')
|
|
Source('isa_fake.cc')
|
|
Source('mc146818.cc')
|
|
Source('ns_gige.cc')
|
|
Source('pciconfigall.cc')
|
|
Source('pcidev.cc')
|
|
Source('pktfifo.cc')
|
|
Source('platform.cc')
|
|
Source('simple_disk.cc')
|
|
Source('sinic.cc')
|
|
Source('terminal.cc')
|
|
Source('uart.cc')
|
|
Source('uart8250.cc')
|
|
|
|
TraceFlag('DiskImageRead')
|
|
TraceFlag('DiskImageWrite')
|
|
TraceFlag('DMA')
|
|
TraceFlag('DMACopyEngine')
|
|
TraceFlag('Ethernet')
|
|
TraceFlag('EthernetCksum')
|
|
TraceFlag('EthernetDMA')
|
|
TraceFlag('EthernetData')
|
|
TraceFlag('EthernetDesc')
|
|
TraceFlag('EthernetEEPROM')
|
|
TraceFlag('EthernetIntr')
|
|
TraceFlag('EthernetPIO')
|
|
TraceFlag('EthernetSM')
|
|
TraceFlag('IdeCtrl')
|
|
TraceFlag('IdeDisk')
|
|
TraceFlag('Intel8254Timer')
|
|
TraceFlag('IsaFake')
|
|
TraceFlag('MC146818')
|
|
TraceFlag('PCIDEV')
|
|
TraceFlag('PciConfigAll')
|
|
TraceFlag('SimpleDisk')
|
|
TraceFlag('SimpleDiskData')
|
|
TraceFlag('Terminal')
|
|
TraceFlag('TerminalVerbose')
|
|
TraceFlag('Uart')
|
|
|
|
CompoundFlag('DiskImageAll', [ 'DiskImageRead', 'DiskImageWrite' ])
|
|
CompoundFlag('EthernetAll', [ 'Ethernet', 'EthernetPIO', 'EthernetDMA',
|
|
'EthernetData' , 'EthernetDesc', 'EthernetIntr', 'EthernetSM',
|
|
'EthernetCksum', 'EthernetEEPROM' ])
|
|
CompoundFlag('EthernetNoData', [ 'Ethernet', 'EthernetPIO', 'EthernetDesc',
|
|
'EthernetIntr', 'EthernetSM', 'EthernetCksum' ])
|
|
CompoundFlag('IdeAll', [ 'IdeCtrl', 'IdeDisk' ])
|
|
|