eb0e416998
Further renames/reorganization will be coming shortly; what is currently CPUExecContext (the old ExecContext from m5) will be renamed to SimpleThread or something similar. src/arch/alpha/arguments.cc: src/arch/alpha/arguments.hh: src/arch/alpha/ev5.cc: src/arch/alpha/faults.cc: src/arch/alpha/faults.hh: src/arch/alpha/freebsd/system.cc: src/arch/alpha/freebsd/system.hh: src/arch/alpha/isa/branch.isa: src/arch/alpha/isa/decoder.isa: src/arch/alpha/isa/main.isa: src/arch/alpha/linux/process.cc: src/arch/alpha/linux/system.cc: src/arch/alpha/linux/system.hh: src/arch/alpha/linux/threadinfo.hh: src/arch/alpha/process.cc: src/arch/alpha/regfile.hh: src/arch/alpha/stacktrace.cc: src/arch/alpha/stacktrace.hh: src/arch/alpha/tlb.cc: src/arch/alpha/tlb.hh: src/arch/alpha/tru64/process.cc: src/arch/alpha/tru64/system.cc: src/arch/alpha/tru64/system.hh: src/arch/alpha/utility.hh: src/arch/alpha/vtophys.cc: src/arch/alpha/vtophys.hh: src/arch/mips/faults.cc: src/arch/mips/faults.hh: src/arch/mips/isa_traits.cc: src/arch/mips/isa_traits.hh: src/arch/mips/linux/process.cc: src/arch/mips/process.cc: src/arch/mips/regfile/float_regfile.hh: src/arch/mips/regfile/int_regfile.hh: src/arch/mips/regfile/misc_regfile.hh: src/arch/mips/regfile/regfile.hh: src/arch/mips/stacktrace.hh: src/arch/sparc/faults.cc: src/arch/sparc/faults.hh: src/arch/sparc/isa_traits.hh: src/arch/sparc/linux/process.cc: src/arch/sparc/linux/process.hh: src/arch/sparc/process.cc: src/arch/sparc/regfile.hh: src/arch/sparc/solaris/process.cc: src/arch/sparc/stacktrace.hh: src/arch/sparc/ua2005.cc: src/arch/sparc/utility.hh: src/arch/sparc/vtophys.cc: src/arch/sparc/vtophys.hh: src/base/remote_gdb.cc: src/base/remote_gdb.hh: src/cpu/base.cc: src/cpu/base.hh: src/cpu/base_dyn_inst.hh: src/cpu/checker/cpu.cc: src/cpu/checker/cpu.hh: src/cpu/checker/exec_context.hh: src/cpu/cpu_exec_context.cc: src/cpu/cpu_exec_context.hh: src/cpu/cpuevent.cc: src/cpu/cpuevent.hh: src/cpu/exetrace.hh: src/cpu/intr_control.cc: src/cpu/memtest/memtest.hh: src/cpu/o3/alpha_cpu.hh: src/cpu/o3/alpha_cpu_impl.hh: src/cpu/o3/alpha_dyn_inst_impl.hh: src/cpu/o3/commit.hh: src/cpu/o3/commit_impl.hh: src/cpu/o3/cpu.cc: src/cpu/o3/cpu.hh: src/cpu/o3/fetch_impl.hh: src/cpu/o3/regfile.hh: src/cpu/o3/thread_state.hh: src/cpu/ozone/back_end.hh: src/cpu/ozone/cpu.hh: src/cpu/ozone/cpu_impl.hh: src/cpu/ozone/front_end.hh: src/cpu/ozone/front_end_impl.hh: src/cpu/ozone/inorder_back_end.hh: src/cpu/ozone/lw_back_end.hh: src/cpu/ozone/lw_back_end_impl.hh: src/cpu/ozone/lw_lsq.hh: src/cpu/ozone/lw_lsq_impl.hh: src/cpu/ozone/thread_state.hh: src/cpu/pc_event.cc: src/cpu/pc_event.hh: src/cpu/profile.cc: src/cpu/profile.hh: src/cpu/quiesce_event.cc: src/cpu/quiesce_event.hh: src/cpu/simple/atomic.cc: src/cpu/simple/base.cc: src/cpu/simple/base.hh: src/cpu/simple/timing.cc: src/cpu/static_inst.cc: src/cpu/static_inst.hh: src/cpu/thread_state.hh: src/dev/alpha_console.cc: src/dev/ns_gige.cc: src/dev/sinic.cc: src/dev/tsunami_cchip.cc: src/kern/kernel_stats.cc: src/kern/kernel_stats.hh: src/kern/linux/events.cc: src/kern/linux/events.hh: src/kern/system_events.cc: src/kern/system_events.hh: src/kern/tru64/dump_mbuf.cc: src/kern/tru64/tru64.hh: src/kern/tru64/tru64_events.cc: src/kern/tru64/tru64_events.hh: src/mem/vport.cc: src/mem/vport.hh: src/sim/faults.cc: src/sim/faults.hh: src/sim/process.cc: src/sim/process.hh: src/sim/pseudo_inst.cc: src/sim/pseudo_inst.hh: src/sim/syscall_emul.cc: src/sim/syscall_emul.hh: src/sim/system.cc: src/cpu/thread_context.hh: src/sim/system.hh: src/sim/vptr.hh: Change ExecContext to ThreadContext. --HG-- rename : src/cpu/exec_context.hh => src/cpu/thread_context.hh extra : convert_revision : 108bb97d15a114a565a2a6a23faa554f4e2fd77e
149 lines
4 KiB
C++
149 lines
4 KiB
C++
/*
|
|
* Copyright (c) 2003-2005 The Regents of The University of Michigan
|
|
* All rights reserved.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions are
|
|
* met: redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer;
|
|
* redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
* documentation and/or other materials provided with the distribution;
|
|
* neither the name of the copyright holders nor the names of its
|
|
* contributors may be used to endorse or promote products derived from
|
|
* this software without specific prior written permission.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
|
|
* A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
|
|
* OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
|
|
* SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
|
|
* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
|
* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
*
|
|
* Authors: Nathan Binkert
|
|
*/
|
|
|
|
#ifndef __ARCH_ALPHA_ARGUMENTS_HH__
|
|
#define __ARCH_ALPHA_ARGUMENTS_HH__
|
|
|
|
#include <assert.h>
|
|
|
|
#include "arch/alpha/vtophys.hh"
|
|
#include "base/refcnt.hh"
|
|
#include "sim/host.hh"
|
|
|
|
class ThreadContext;
|
|
|
|
namespace AlphaISA {
|
|
|
|
class AlphaArguments
|
|
{
|
|
protected:
|
|
ThreadContext *tc;
|
|
int number;
|
|
uint64_t getArg(bool fp = false);
|
|
|
|
protected:
|
|
class Data : public RefCounted
|
|
{
|
|
public:
|
|
Data(){}
|
|
~Data();
|
|
|
|
private:
|
|
std::list<char *> data;
|
|
|
|
public:
|
|
char *alloc(size_t size);
|
|
};
|
|
|
|
RefCountingPtr<Data> data;
|
|
|
|
public:
|
|
AlphaArguments(ThreadContext *ctx, int n = 0)
|
|
: tc(ctx), number(n), data(NULL)
|
|
{ assert(number >= 0); data = new Data;}
|
|
AlphaArguments(const AlphaArguments &args)
|
|
: tc(args.tc), number(args.number), data(args.data) {}
|
|
~AlphaArguments() {}
|
|
|
|
ThreadContext *getThreadContext() const { return tc; }
|
|
|
|
const AlphaArguments &operator=(const AlphaArguments &args) {
|
|
tc = args.tc;
|
|
number = args.number;
|
|
data = args.data;
|
|
return *this;
|
|
}
|
|
|
|
AlphaArguments &operator++() {
|
|
++number;
|
|
assert(number >= 0);
|
|
return *this;
|
|
}
|
|
|
|
AlphaArguments operator++(int) {
|
|
AlphaArguments args = *this;
|
|
++number;
|
|
assert(number >= 0);
|
|
return args;
|
|
}
|
|
|
|
AlphaArguments &operator--() {
|
|
--number;
|
|
assert(number >= 0);
|
|
return *this;
|
|
}
|
|
|
|
AlphaArguments operator--(int) {
|
|
AlphaArguments args = *this;
|
|
--number;
|
|
assert(number >= 0);
|
|
return args;
|
|
}
|
|
|
|
const AlphaArguments &operator+=(int index) {
|
|
number += index;
|
|
assert(number >= 0);
|
|
return *this;
|
|
}
|
|
|
|
const AlphaArguments &operator-=(int index) {
|
|
number -= index;
|
|
assert(number >= 0);
|
|
return *this;
|
|
}
|
|
|
|
AlphaArguments operator[](int index) {
|
|
return AlphaArguments(tc, index);
|
|
}
|
|
|
|
template <class T>
|
|
operator T() {
|
|
assert(sizeof(T) <= sizeof(uint64_t));
|
|
T data = static_cast<T>(getArg());
|
|
return data;
|
|
}
|
|
|
|
template <class T>
|
|
operator T *() {
|
|
T *buf = (T *)data->alloc(sizeof(T));
|
|
CopyData(tc, buf, getArg(), sizeof(T));
|
|
return buf;
|
|
}
|
|
|
|
operator char *() {
|
|
char *buf = data->alloc(2048);
|
|
CopyStringOut(tc, buf, getArg(), 2048);
|
|
return buf;
|
|
}
|
|
};
|
|
|
|
}; // namespace AlphaISA
|
|
|
|
#endif // __ARCH_ALPHA_ARGUMENTS_HH__
|